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r[21] = m<snb:dplb> 
r[22] = m<snc:dplc> 
r[23] = 2 
r[22] = r[22] * r[23] 
r[21] = r[21] + r[22] 
m<sna:dpla> = r[21] 
r[21] = m<snb:dplb> 
r[22] = m<snc:dplc> 
r[23] = 2 
r[24] = r[22] 
r[22] = r[22] * r[23] 
r[25] = r[21] 
r[21] = r[21] + r[22] 
m<sna:dpla> = r[21] 
ildvar  snb dplb 
ildvar  snc dplc 
ildint  2 
imult 
iadd 
istvar  sna dpla 
LDVAL   ax, snb, dplb 
LDVAL   cx, snc, dplc 
mov     tmp+0, ax 
mov     ax, 2 
xIMUL   cx, ax 
mov     ax, tmp+0 
add     ax, cx 
STVAL   ax, sna, dpla 
r[ax] = m<snb:dplb> 
r[cx] = m<snc:dplc> 
m[tmp+0] = r[ax] 
r[ax] = 2 
r[cx] = r[cx] * r[ax] 
r[ax] = m[tmp+0] 
r[ax] = r[ax] + r[cx] 
m<sna:dpla> = r[ax] 
a := b + c * 2 ; 
TCGS front end 
expander GUMP 
assigner (1) 
assigner (2) 
transducer 
mov     bx, snb 
mov     cx, dplb 
LDVAL 
mov     bx, snc 
mov     cx, dplc 
LDVAL 
mov     ax, 2 
push    ax 
pop     bx 
pop     ax 
imul    bx 
push    ax 
pop     bx 
pop     ax 
add     ax, bx 
push    ax 
pop     ax 
mov     bx, sna 
mov     cx, dpla 
STVAL 
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PREFACE 
Before you lies the thesis for my Master of Science degree of the Department of Computer 
Science of the University of Twente. This thesis contains the results of my quest for “a code 
generator for TCGS”. During the lengthy research, I have made several side steps from the 
main subject on “code generation”. Although most side steps were very interesting, they do 
not fit well into this thesis. The figure below lists the topics that have been studied in the 
research. The subjects that have been struck through do not appear in this thesis.  
Nooit meer slapen 
During the last years of my study, many people have encouraged me to finish this thesis. 
However, it was W.F. Hermans, the famous Dutch writer, who opened my eyes. The 
following fragments (in Dutch) are from his novel “Nooit meer slapen”. 
Alfred, promovendus van de Nederlandse professor Sibbelee, is net teruggekeerd van een 
dramatische en mislukte onderzoeksmissie in Finnmark, Noorwegen. Hij vertelt de beroemde 
Noorse professor emiritus Nummedal over zijn ervaringen.  
“ - Wat heeft u verder gedaan in Finnmark? 
- Ik ben bang dat het niet veel heeft opgeleverd. 
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- Hoe zo niet? Of een onderzoek iets heeft opgeleverd, blijkt pas wanneer men de resultaten gaat 
uitwerken. 
- Ik geloof dat mijn punt van uitgang niet juist geweest is. Ik geloof ook dat mijn opleiding niet 
voldoende is geweest om dat onderwerp te bestuderen. [...] 
- Denkt u? Maar dan ziet u de toestand veel te somber in. Ik kan begrijpen dat u teneergeslagen bent. 
Maar professor Sibbelee heeft mij, voor u naar Noorwegen kwam, een brief geschreven waarin hij uw 
capaciteiten de hoogste lof heeft toegezwaaid. Wilt u mij wijsmaken dat het onderwijs van professor 
Sibbelee niet voldoende geweest zou zijn? 
- Misschien heeft professor Sibbelee te veel van mij verwacht. 
- Wat u mij daar zit te vertellen is het meest ongelofelijke dat ik in lange tijd heb gehoord. Professor 
Sibbelee zou u bij mij aanbevolen hebben terwijl u niet voldoende voorbereid was op uw taak? Ik 
begrijp niet waar u het over heeft, meneer!” 
Later in het boek heeft Alfred een moment van zelfreflectie. Met Brandel, een kennis, zwemt 
Alfred in een meer met water zo helder, dat je de bodem kunt zien als je erin zwemt.  
“Ik ben heen en weer over het meer gezwommen. Brandel ook. Later, toen we ons al lang weer hadden 
aangekleed, vroeg Brandel mij: 
- En? Heb je onder water gekeken? Heb je de bodem gezien? 
Ik was vergeten naar de bodem te kijken.  
Als in een nachtmerrie heb ik toen bij mijzelf gezegd: Eigenlijk ben je, geloof ik, niet begaafd voor dit 
vak. Je probeert het wel, je bent een virtuoos in het afleggen van examens, je bent niet te beroerd om in 
het koude water te springen, maar het voornaamste vergeet je. 
Misschien had ik beter in mijn eerste studiejaar al kunnen mislukken. Nu lijkt het wel of ik het slachtoffer 
mijn eigen virtuositeit geworden ben. 
Maar wat dan? Wat had ik anders moeten doen? Toch fluitist worden? Hoe zal ik er ooit achter komen? 
Niemand kan tweemaal op hetzelfde punt beginnen. Elk experiment dat niet herhaald kan worden, is 
helemaal geen experiment. Niemand kan met zijn leven experimenteren. Niemand hoeft zich te verwijten 
dat hij in den blinde leeft.” 
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ABSTRACT 
The Twente Compiler Generator System (TCGS) is a parser-generator system which is 
typically used to generate a compiler that, given an input program, generates abstract stack 
code. A code generator for TCGS translates this stack code generated by a TCGS compiler to 
assembler code for a particular target machine. 
This thesis discusses two code generators for TCGS: GUMP and COGGEN. The simplest strategy 
to translate stack code into assembler code is to macro expand each stack code instruction to an 
equivalent sequence of assembler code instructions. This simple strategy is used in the code generator 
GUMP.  
COGGEN, which stands for Code-Generator Generator, is a retargetable code generator. The 
intermediate language used in COGGEN modules is the Register Transfer Language (RTL). COGGEN 
consists of several modules. COGGEN’s expander translates abstract stack code of the TCGS compiler 
to RTL-code. COGGEN’s assigner maps the temporaries in the RTL-code upon machine registers of 
the target machine. From a machine description, COGGEN’s transformer builds the transducer, an 
automaton which translates RTL-code to assembler code for the target machine. 
Both code generators are implemented for Intel’s 8086 microprocessor. Code generated with 
GUMP86 is 40 times faster than TCGS’ interpreter and code generated with COGGEN86 is 65 times 
faster than TCGS’ interpreter. 
 
SAMENVATTING 
Twente Compiler Generator System (TCGS)  is een parser-generator systeem. Het systeem 
kan gebruikt worden om een vertaler te genereren, die invoerprogramma’s naar abstracte 
stack code vertaalt. Een code generator voor TCGS vertaalt deze stack code naar assembler 
code voor een bepaalde computer architectuur. 
Deze scriptie beschrijft twee code generatoren voor TCGS: GUMP and COGGEN. De meest 
eenvoudige strategie vertaalt elke stack code instructie rechtstreeks naar één of meerdere assembler 
instructies. Deze eenvoudige strategie wordt gebruikt in de code generator GUMP. 
COGGEN, een afkorting voor Code-Generator Generator, is een code generator, die voor 
meerdere computerarchitecturen kan worden gebruikt. COGGEN gebruikt intern een speciale taal voor 
de representatie van programma’s: de Register Transfer Language (RTL). COGGEN bestaat uit 
verschillende modules. De expander vertaalt de abstracte stack code van de TCGS compiler naar 
RTL-code. De assigner kent aan elke tijdelijke variable in the RTL-language een machineregister toe. 
De transformer heeft als invoer een beschrijving van de computerarchitectuur en genereert als uitvoer 
de transducer. Deze transducer is in staat om RTL-code te vertalen naar assembler code voor de doel 
computerarchitectuur.  
Beide code generatoren zijn geïmplementeerd voor Intel’s 8086 microprocessor. Code 
gegenereerd met GUMP86 is 40 keer sneller dan de interpreter van TCGS en code gegenereerd met 
COGGEN86 is 65 maal sneller dan de interpreter van TCGS.
Abstract xii 
 
§ 1.1  •  What is a compiler? 1 
1. INTRODUCTION 
This thesis discusses the design and implementation of a simple and a retargetable code generator for 
the Twente Compiler Generator System (TCGS). This chapter motivates this research on code 
generators and presents an overview of the thesis. 
Section 1.1 gives a brief introduction of compiler and code generators. Furthermore, the section 
introduces the TCGS system. Section 1.2 discusses the motivation and the requirements of the code 
generators developed in this research. Section 1.3 presents an overview of the thesis and section 1.4 
contains some general notes on the terminology and conventions used in the thesis. 
1.1 What is a compiler? 
A compiler is a translator which transforms a human-oriented programming language (source code) 
into a computer-oriented machine language (assembler code). A compiler operates in phases, each of 
which transforms the source code from one representation to another. The phases of a compiler are 
generally divided into two groups. The front end of a compiler is concerned with recognizing a valid 
input source program (analysis), while the back end is concerned with generating code for a target 
machine (synthesis). In this analysis-synthesis model [Aho et al. 1986], an intermediate representation 
serves as the interface between the (source oriented) front end and the (machine oriented) back end of 
a compiler. The front end generates the intermediate representation which the back end tries to 
optimize; eventually, the back end will translate the intermediate representation to assembler code for 
the target machine (see Figure 1.1).  
The analysis phase performs lexical, syntactic and semantic analysis and produces the 
intermediate representation of the source program. Techniques for constructing the analysis phases are 
well known. Many tools have been developed witch support their implementation [Aho et al. 1986, 
Fischer & LeBlanc 1988]. 
During the synthesis phase, code optimization and code generation take place. The code 
optimizer tries to modify the intermediate representation in order to cause some improvement in 
execution time or required space. The code generator translates the intermediate representation into 
machine code for the target machine. 
Many approaches for code generation and optimization have been published but no commonly 
accepted organization of the synthesis phase exists as for the analysis phase.  
1.1.1 TCGS 
The Twente Compiler Generator System (TCGS) is a parser-generator system which is typically used 
to generate a parser that, given an input program, generates T-code. This T-code is code for an abstract 
stack machine, called T-machine. TCGS [Alblas & Schaap-Kruseman 1990, Schepers & Groen 1992] 
consists of the following modules: 
 • scanner generator. From an input grammar, the attributed scanner generator ScanGen 
constructs a minimized deterministic finite automaton (MDFA), which recognizes user-defined 
tokens. 
2 Chapter 1  •  Introduction 
 • parser generator. From an input grammar, the attributed parser generator ParsGen constructs 
an L-attributed, ELL(1), recursive descent parser. ParsGen performs a reachability and an 
availability tests on the attributes in the input grammar. 
 • library. The Standard Actions Library (SAL) contains predefined constants, types and actions 
that can be used in the generated scanner and parser. The SAL provides actions for attribute 
evaluation, management of identifier information, scope administration and the generation of 
T-code instructions. 
 • interpreter. The interpreter is used to execute a T-code program which is the output of a TCGS 
generated compiler. Essentially, the interpreter can be regarded as an implementation of the 
abstract T-machine. 
Version 2.2 of TCGS, which is used in this research, is implemented in PASCAL [Jensen & Wirth 
1985] and uses PASCAL as the target language for its generators. Section 2.5 discusses the T-code in 
detail and in appendix A the instruction set of the T-machine is summarized. For details on TCGS see 
[Schepers & Groen 1992] or [Groen & Schepers 1995].  
1.2 Research objectives 
The goal of this research has been the development of a code generator for TCGS. A code generator 
for TCGS translates T-code generated by a TCGS compiler to assembler code for a particular target 
machine.  
1.2.1 Motivation 
Compilers built with TCGS generate T-code that are executed on TCGS’ interpreter. The interpreter-
approach makes TCGS very portable, but also has a major drawback: the execution of T-code 
source
code
assembler
code
intermediate
representation
front end
back end
 
Figure 1.1.  Analysis-synthesis model of a compiler, in which the front end and 
back end are connected by an intermediate representation. 
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programs is very slow. For example, the TCGS’ interpreter is more than 100 times slower than 
executables generated with TURBO PASCAL [Borland 1990]. 
This research has been aimed to develop code generators that translate the T-code to 
executables. These executables are expected to be considerably faster than TCGS’ interpreter. 
Furthermore, the combination of a TCGS generated parser and a code generator constitute a 
‘complete’ compiler. The possibility to generate ‘complete’ compilers will make TCGS a more serious 
compiler tool. 
1.2.2 Requirements 
From the code generator user’s point of view, the requirements imposed on a code generator are 
severe: 
 • reliable. Naturally, the premium requirement of a code generator is that the target code it 
generates is correct and that the code generator is reliable. 
 • high quality code. The target code should make effective use of the resources of the target 
machine. For this user this typically means: fast and small executables. 
 • high speed. For the code generator to be practical, it must produce code at a reasonable rate.  
The code generator builder has other objectives: 
 • maintainability. The code generator should be easy to maintain. 
 • retargetability. A code generation technique that accommodates a wide variety of target 
architectures simplifies the porting of the generator to other machines. 
 • implementation cost. The less effort to implement the code generator the better. 
 • testability. It should be easy to test the code generator. 
In this research, the objectives of the code generator builder have been most important. The code 
generators developed in this research are aimed to be reliable, maintainable and retargetable. The 
speed of the code generation process has been of less significance.  
Because the research is motivated by the weak performance of the TCGS interpreter, the speed 
of the executables generated by the code generators is also important. Executables are compared with 
both the TCGS interpreter and TURBO PASCAL.  
A strong point of the TCGS system is that it allows the builder of the front end to add new T-
code instructions to the T-machine. Consequently, a code generator for TCGS should be designed in 
such a way that it is possible to add new T-code instructions. 
It is important to note that every valid T-code program should be legal input for a code 
generator for TCGS. Consequently, the code generator cannot assume anything about the source code 
program(s). Naturally, the executables generated by the code generators should ‘behave the same’ as 
running the T-code program on the TCGS interpreter.1 
1.3 Overview of the thesis 
In this thesis two code generators for TCGS are discussed. The simplest strategy to translate 
intermediate code into target code is to macro expand each intermediate instruction to an equivalent 
sequence of target machine instructions. This simple strategy is used in the code generator GUMP 
(chapter 3).  
                                                     
1. The vague formulation “behave the same as” has been chosen deliberately. The theory on program 
equivalence is rather formal and does not fit well into this thesis. Compatible with the TCGS’ interpreter 
simply means that, when given the same input, the programs will (eventually) produce the same output. 
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The majority of this thesis, however, consists of the discussion on COGGEN (chapters 4-9), a 
retargetable code generator. COGGEN stands for Code-Generator Generator.  
Figure 1.2 gives an overview of the thesis and the relations between the chapters. Chapter 2 
discusses the various forms of intermediate representations and their influence on selected compiler 
characteristics. Furthermore, the chapter summarizes the T-code that is generated by a TCGS front 
end. 
Chapter 3 describes GUMP, the code generator that maps T-code directly onto assembler code of 
the target machine. The chapter also contains the results of a TCGS/GUMP compiler for a subset of 
PASCAL.  
The chapters 4-9 describe COGGEN. Chapter 4 introduces COGGEN and describes the historical 
context of the code generator system. Chapter 5 presents a formal definition for the Register Transfer 
Language (RTL), the internal intermediate language that is used in COGGEN. Chapter 6 discusses the 
code expander that translates T-code to the RTL-code. The register assigner described in chapter 7 
maps the temporaries in the RTL-code upon the machine registers of the target machine. Chapter 8 
describes COGGEN’s transformer, the heart of the retargetable code generator. The transformer is an 
automaton that generates the transducer from a machine description. The transducer translates RTL-
code to assembler code of the machine. Chapter 9 discusses the results of a TCGS/COGGEN compiler. 
1. Introduction
2. Intermediate
Representations
3. GUMP 4. COGGEN
5. Register
Transfer
Language
9. Results
10. Conclusions
8. Transformer6. Expander 7. Assigner
 
Figure 1.2.  Relations between chapters of this thesis. 
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Although the COGGEN chapters are closely related, much effort has been put into making the chapters 
on the COGGEN modules as self contained as possible. 
Chapter 10 summarizes the relevant results of the research. It also contains recommendations 
for future work.  
The thesis also contains several appendices. Appendix A presents a quick reference to T-code 
instructions. Appendix B presents the complete grammar for the Register Transfer Language, which is 
defined in chapter 5. Appendix C lists the machine description for Intel’s 8086 processor that is used 
as the input for the transformer. Appendix D shows the flex specifications generated by the 
transformer for a small, 8086-like machine. Appendix E describes the TINY PASCAL programming 
language which is used in this research for testing the code generators. Appendix F presents the 
compilation of a complete TINY PASCAL program. This appendix lists all intermediate results of both 
code generators. Finally, appendix G contains the source code for the benchmark programs easter 
and prime that are mentioned several times in this thesis. Furthermore, this appendix lists the 
execution times of the benchmark programs. 
1.4 Conventions 
Benchmarks 
To compare the code generated by the code generators with the TCGS’ interpreter and TURBO 
PASCAL, a TCGS front end for a subset of the programming language PASCAL has been developed: 
TINY (see appendix E). Although both the TINY PASCAL front end and the two code generators have 
been tested with many sample (TINY) PASCAL programs, this thesis only discusses the benchmark 
results of two programs: easter and prime. The program easter (appendix G.1) calculates the 
day on which Easter falls. The program prime (appendix G.2) calculates the n-th prime number. 
Although only the results of easter and prime are included in this thesis, it is important to 
note that other test programs showed similar results. Especially easter, which contains many integer 
calculations, proved to be a typical TINY PASCAL program [Alpern et al. 1988]. 
Stack notation 
The T-code generated by a TCGS front end is stack code. The contents of a stack is described as a 
linearized list of values: the stack objects are listed in the order in which they were placed on the 
stack; the value on top of the stack is the rightmost object in the list. For example, the T-code 
instruction iadd pops two arguments from the stack and pops the result of the addition of both 
arguments. The effect of iadd on the stack is described as follows: 
val1 val2 ⇒ (val1+val2) 
D&F 
The COGGEN system described in the chapters 4-9 is based on the work of Jack W. Davidson and 
Christopher W. Fraser on retargetable peephole optimizers [Davidson 1986, 1987, Davidson & Fraser 
1980, 1984a, 1984b, 1984c, Fraser 1979]. Several times in this thesis, details of their optimizing 
compilers will be discussed. To minimize the “[Davidson & Fraser 19xx] clutter”, the work of 
Davidson and Fraser is abbreviated to “D&F”. In those cases where directives to specific 
implementations are useful, complete literature references are used. 
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80x86 
Although the author has tried to keep the presentation of the code generators in this thesis as machine-
independent as possible, both code generators are clearly influenced by the initial (and only) target 
machine: Intel’s 8086 microprocessor. The 8086 [Rector & Alexy 1980], launched in 1978, has a 16-
bit CISC architecture2. The 8086 (and its slower ‘sibling’ 8088) became wildly successful when IBM 
chose it for the PC and the PC/XT. Since the 8086, Intel has introduced several successors of the 8086: 
the 16-bit 80186 and 80286 microprocessors and the 32-bit 80386, 80486 and Pentium 
microprocessors. All processors in this 80x86 product line are upward compatible with the original 
8086 processor.  
Assembler syntax 
In this thesis, the examples containing assembler code use Intel’s assembler syntax. Intel’s syntax 
convention differs considerably from AT&T’s assembler syntax that is common on UNIX machines. 
The important differences are the following: 
 • The order of source and destination operands in an instruction are reversed: Intel follows the 
  opcode dest, src 
convention, while AT&T follows the 
  opcode src, dest 
convention. 
 • Immediate operands in AT&T assembler are preceded by ‘$’; Intel immediate operands are 
undelimited. 
 • Registers in AT&T assembler are preceded by ‘%’; Intel registers are undelimited. 
 • Absolute jumps in AT&T assembler are preceded by ‘*’; Intel absolute jumps are undelimited. 
 
                                                     
2. CISC stands for Complex Instruction Set Computer.  
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2. INTERMEDIATE REPRESENTATIONS 
This chapter discusses the use of intermediate representations in compilers. After a concise 
introduction in section 2.1, section 2.2 presents the various forms of intermediate representations 
which are found in popular compilers. Section 2.3 discusses the influence of these intermediate 
representations on certain compiler characteristics. Section 2.4 reviews the two abstract machine 
models on which intermediate representations may be based. Section 2.5 examines T-code, the output 
of TCGS generated compiler. 
2.1 Introduction 
Most compilers generate an explicit intermediate representation of a source language program, which 
can be thought of as a program for an abstract machine [Aho et al. 1986]. If the intermediate 
representation has a language of its own, this language is called the intermediate language.  
In the analysis-synthesis model of a compiler, an intermediate representation serves as the 
interface between the front end and the back end of the compiler (see Figure 1.1). In theory, the 
intermediate representation is a source-language independent, target-machine independent 
representation. In practice, due to the diversity of languages and computer architectures, this appears 
difficult to achieve [Nijmeijer 1988]. 
There are several obvious advantages when using an intermediate representation instead of generating 
target code directly: 
 • Separation. An intermediate representation clearly helps to uncouple the front end and the back 
end of a compiler [Parsons 1992]. Instead of translating a source program to target code in one 
step, two smaller, distinct steps are used: code generation and assignment of temporaries is 
clearly separated from semantic routines [Fischer & LeBlanc 1988].  
 • Machine-independent optimizer. Optimization can be done at the intermediate representation 
level. This makes optimization largely independent of the target machine [Fischer & 
LeBlanc 1988].  
 • Retargetability and flexibility. A single front end can be used to generate code for several 
different target machines. On the other hand, several front ends can share a single back end if 
they all generate the same intermediate representation [Holub 1990]. 
 • Short development cycle. For incremental compilers and interpreters, where a short development 
cycle is essential, executing intermediate code directly is faster than translating it to binary code 
first [Holub 1990]. 
The main disadvantage of an intermediate language approach is the lack of speed of the compilation 
process [Holub 1990]. 
2.2 Forms of intermediate representations 
Ideally, the intermediate representation is 
 • easy to produce by the front end;  
 • easy to manipulate by the optimizer; and  
 • easy to translate to target code by the code generator. 
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Experience with different kinds of intermediate representations [Aho et al. 1986] has shown that is not 
easy to satisfy all three requirements. A wide variety of intermediate representations has been used in 
the history of compilers. Below, the most used forms of intermediate representations are summarized. 
Most text books on compiler construction discuss the various forms in greater depth (e.g. [Aho et al. 
1986], [Fischer & LeBlanc 1988] and [Tremblay & Sorenson 1985]). 
Stack code  
Stack code (or postfix notation) is a linearized representation of a syntax tree. Postfix notation can be 
evaluated with the use of a stack. The major advantages of stack code are the simplicity of the 
translation process (no allocation and assignment of temporaries) and the conciseness of the 
representation. These factors make stack code particularly useful for driving an interpreter [Fischer & 
LeBlanc 1988] as postfix virtual machines are easy to implement [Holub 1990]. Furthermore, as the 
postfix notation is just a linear representation of a syntax tree, it is possible to reconstruct the entire 
parse tree [Holub 1990].  
Unfortunately, stack code is not very convenient for efficient code generation or optimization 
purposes unless the target machine is a stack machine.  
Abstract syntax trees 
An abstract syntax tree is a transformed parse tree that it is stripped of unnecessary information to 
produce a more efficient representation of the source program [Tremblay & Sorenson 1985]. Being a 
tree, an abstract syntax tree can be easily restructured, which makes it a suitable intermediate form for 
optimization.  
Direct acyclic graphs 
A direct acyclic graph (DAG) is a tree structure generalized so that a node may have more that one 
parent [Fischer & LeBlanc 1988]. Constructing a DAG from an abstract syntax tree yields information 
that can be used for optimization purposes [Aho et al. 1986]: 
 • common subexpressions are detected; 
 • live-variables information: identifiers whose values are used are located; and 
 • next-use information: statements that compute values - which could be used later in the program 
- are detected.  
Three-address code 
Three-address code is generalized assembly code for a virtual three-address machine. The term “three-
address code” comes from the fact that each instruction usually contains three addresses, two for the 
operands and one for the result: 
x := y op z 
Three-address code is a convenient representation for both code optimization and code generation, 
though the distinct representations (e.g. quadruples, triples, indirect triples [Aho et al. 1986]) are not 
equally suitable for optimization purposes. 
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2.3 Influence of the intermediate representation 
Figure 2.3 presents an overview of the usage of intermediate representations in successful (i.e. 
popular) compilers for block structured programming languages (e.g. ALGOL68, PASCAL, C). Figure 
2.3 only shows the transitions (arrows) from a high level representation to a lower level representation; 
it does not show the modules responsible for the transitions.  
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Figure 2.3.  Possible compiler organizations with respect to the use and transition of 
intermediate representations. 
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The use of a particular intermediate representation may have positive effects or negative effects on 
certain aspects of a compiler. In Figure 2.4 the relations between intermediate representations and 
some selected compiler objectives are summarized. The columns list the compiler types of Figure 2.3 
whereas the rows list some compiler objectives that may be influenced by the choice of the 
intermediate representation(s). A plus ‘+’ in a cell means that the cell’s compiler organization 
(column) is lucrative for the cell’s objective (row). A minus ‘-’ means that the organization may be 
harmful to attain the objective. ‘+-’ is used to indicate neutrality. A point ‘.’ in a cell means that the 
cell’s compiler organization is irrelevant to the cell’s compiler characteristic. 
The compiler objectives listed in Figure 2.4 need some explanation: 
 • Clearness of front end. How easy is it for the front end developer to generate the (first) 
intermediate representation? Stack code has proven to be easiest to produce.  
 • Clearness of back end. How easy is it for the back end developer to translate the first 
intermediate representation to target code? Several distinct intermediate representations will 
make the back end more complex. Furthermore, an intermediate representation that does not 
map easily upon the target machine is also not ideal.  
 • Independence of source language. An intermediate language that leans heavily on a particular 
source language makes it hard to use the same back end for other programming languages. 
 • Ease of optimization. Does the intermediate representation allow easy manipulation to improve 
the program?  
 • Quality of the target code. Perhaps this is the only aspect that may be objectively measured: the 
speed and space requirements of the generated code. Naturally, this aspect is related to the ‘easy 
of optimization’ aspect. 
 • Portability. An intermediate language which leans heavily on a particular target machine makes 
it hard to move the complete compiler to other target architectures. 
It is difficult to say which of the objectives are most important. The user of a compiler is interested in 
a fast compiler and excellent code, whereas a compiler builder may stress the importance of a clear, 
maintainable and portable compiler. 
 I II III IV V VI 
clearness of front end ++ - ++ ++ +- +- 
clearness of back end . . + +- - +- 
independence of source language + -- + + +- + 
ease of optimization . - - + + + 
compilation speed ++ ++ + +- - + 
quality of target code --- +- +- + ++ + 
portability + -- +- + + + 
Figure 2.4.  Relations between intermediate representations and some selected  
compiler objectives. 
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Below the six types of compiler organizations are discussed in greater detail and some practical 
examples of compilers are presented. 
 I The compilers of type I only consist of a front end that generates stack code and an interpreter 
to “run” the stack code. Interpreting stack code is (very) slow compared to object code. T-code, 
the intermediate language of the T-machine [Schepers & Groen 1992] used in TCGS is a stack 
intermediate language. A more notable example is the PASCAL-P compiler [Nori et al. 1981], a 
portable compiler for “standard PASCAL”. Porting is relatively easy as only the interpreter of the 
stack code has to be ported. 
 II A type II compiler emits assembler code directly. Such compilers are very fast, but the 
implementation of the compiler will be complex and the quality of the code will be lacking as it 
is difficult to perform optimizations directly in the compiler’s parser. Clearly, these type of 
compilers are not easy to port to other target architectures. 
 III Type III compilers have a type I front end and a back end that translates the stack code to 
assembler code. Stack code is not very suitable for optimizations purposes, so without extra 
effort there is not much that the back end can improve. However, the GUMP code generator for 
TCGS (see chapter 3) has shown that even macro expansion of the stack code to assembler code 
results in a major performance gain compared to the interpreter approach of type I compilers.  
 IV Compilers of type IV acknowledge the inconvenience of stack code with respect to 
optimization. The back end expands the stack code to three address code which is more suitable 
for optimization purposes. After optimization, the three address code is translated to assembler 
code. The stack code is source language oriented, whereas the three address code is more target 
machine oriented. The compilers of D&F and Jongejan et al. [1988] are type IV compilers. A 
compiler generated by TCGS in combination with COGGEN will also be a type IV compiler. 
 V Stack code is easy to generate by the front end but lacks information of the original source 
program. Using abstract syntax trees and DAGs preserve much of the original source program. 
This information and the fact that trees and DAGs are very convenient to manipulate makes that 
scheme V very suitable for optimizing compilers. Unfortunately, the price paid for the good 
quality of the target code, is a slightly more complex and slower compiler. Furthermore, as 
abstract syntax trees are more source language oriented than stack code or three code, it may be 
harder to use the back end for other programming languages. Many implementations of the 
programming language ADA [Ichbiah 1983] are based on a particular abstract syntax 
representation (i.e. a DAG representation) called Diana [Goos & Wulf 1981]. Diana is a 
strongly ADA oriented, but machine-independent representation. (see also [Fischer & LeBlanc 
1988]). 
 VI In compilers of type VI, three-address code is generated by the front end of the compiler. 
Compared to compilers of type IV, the intermediate stack code is eliminated, which makes type 
VI compilers faster. On the other hand, the more machine oriented nature of three-address code 
makes it slightly more difficult to generate than stack code. The language defining the three-
address code should be well defined and equally well balanced: the three-address code’s 
operator set must be rich enough to implement the features of the source language whereas a 
small operator set is easier to map upon on other target architectures. The C compiler of GNU 
[Stallman 1994] is a compiler of type VI whose tree-address code is highly source code 
oriented. The register transfer language defined in chapter 5 is an attempt to define a three-
address language that is both source language independent and machine independent. 
It is important to note that only the effects of the intermediate language on certain aspects of the 
organization of compilers have been discussed. Other aspects (e.g. source language, available compiler 
tools, the organization of the scanner and the parser, the target machine, etc.) may have a much greater 
influence on the various compiler characteristics. However, when building an optimizing compiler the 
12 Chapter 2  •  Intermediate Representations 
choice of the intermediate representation is the single most critical design decision, because it is the 
representation on which all optimization phases operate [Brandis 1995] 
2.4 Abstract machine model 
The abstract machine model of an intermediate representation describes the virtual machine that may 
run the intermediate representation. Defining the abstract machine model for an intermediate 
representation serves the following purposes: 
 • Independence. The intermediate representation serves as an interface between the front end and 
the back end of the compiler. A well defined intermediate representation promotes the 
independence of the front end and the back end of the compiler. 
 • Abstraction. The abstract machine is an abstraction of the class of machines that can be used as 
target machines for the code generator. So, ideally, it reflects the characteristics of the most 
likely target machines.  
Abstract machines for intermediate representations can be classified as either union machines or 
intersection machines [Davidson 1987]. An union machine is an abstract machine whose instruction 
set is a collection of features from all target machines for which the union machine is used. Union 
machines mimic the CISC (Complex Instruction Set Computer) architectures. An example of an union 
machine is the PASCAL P-machine which has 219 opcodes. An intersection machine is an abstract 
machine that contains a subset of machine functions that can be expected on all target machines. 
Intersection machines are similar to RISC (Reduced Instruction Set Computer) architectures [Patterson 
1985], which have shown to simplify compilers.  
Practice has shown that the nature of the underlying abstract machine has a considerable influence on 
certain compiler characteristics [Davidson 1987, Davidson & Fraser 1984c]. Figure 2.5 summarizes 
the differences between union and intersection machines with respect to some compiler characteristics. 
The union approach sacrifices the comprehensibility of the compiler to achieve good object code 
whereas the intersection approach strives for a small, maintainable compiler without paying much 
attention to the quality of the code it generates: the intersection compiler expects a separate optimizing 
phase to improve the poor code.  
 union 
machine 
intersection 
machine 
structure of the intermediate representation 
mainly motivated by 
target 
machine(s) 
source 
language 
instruction set large small 
code expander large small 
code generation difficult easy 
adding new target machines difficult easy 
quality of generated code good poor 
Figure 2.5.  Influence of the abstract machine model underlying an intermediate 
language on certain characteristics of the resulting compiler. 
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UNCOL 
Essentially, using a intermediate representation between the front end and back end of a compiler aims 
at solving the M*N compiler problem: given M languages and N machines, M*N compilers are needed if 
each compiler directly compiles source code to assembler code. Theoretically, when using an 
intermediate representation, only M+N compilers are required: M compilers (i.e. front ends) to compile 
source code to the intermediate representation and N code generators (i.e. back ends) to translate the 
intermediate representation to machine code.  
Several decades ago, the intermediate language UNCOL3 [Steel 1961, Strong et al. 1958] has 
been developed to solve the M*N compiler problem. UNCOLs traditionally had to be union machines 
to achieve reasonable performance. Unfortunately, the UNCOL project failed because it proved too 
difficult to represent both a large set of computer architectures and programming languages in a single 
intermediate language [Davidson 1987, Davidson & Fraser 1984c].  
One of the key lessons learned from the work of D&F is that an universal intermediate language 
for a compiler should be based upon an intersection machine [Johnson et al. 1992].  
2.5 T-code 
T-code is the code which is generated by a TCGS generated front end. This T-code is the input for the 
code generators described in this thesis. The T-machine is the abstract machine on which T-code 
programs can be run. TCGS [Alblas & Schaap-Kruseman 1990] includes a T-code interpreter that 
serves as the implementation of a T-machine. The T in T-code and T-machine indicates its origin: 
TCGS4.  
This research uses version 2.2 of TCGS. At the moment of this writing, TCGS has evolved to 
version 2.5. Between version 2.2 and version 2.5, the names of the T-code instructions have changed 
considerably. The concepts behind the T-machine have remained the same, though.  
The “T-” notation is used to stress the correspondence with P-code, the intermediate 
representation used in the Pascal-P compiler [Nori et al. 1981]. Like the P-machine, the T-machine is a 
stack machine. With its small instruction set (only 54 instructions), the T-machine is an intersection 
machine.  
Below, a concise description of the T-machine is given. A more detailed description can be 
found in [Schepers & Groen 1992] and [Groen & Schepers 1995]. Alblas & Nijmeijer [1995] discuss a 
VIrtual Machine that is based on the T-machine.  
Data types 
The T-machine distinguishes 5 different data types: integer, character, boolean, alfa and 
string. The types alfa and string represent sequences of characters, which only differ in the 
maximum number of characters they can hold: an alfa has a maximum of 31 characters, whereas a 
string has a maximum of 255 characters. 
All data types are represented by a 16-bit word. For the types integer, character and 
boolean the traditional representation is used. alfa and string types are represented by an index 
in a ‘write once, read only’ alfa or string table. Data objects are either variables or anonymous 
temporaries on the stack. 
                                                     
3. UNCOL is an acronym for UNiversal Computer Oriented Language. 
4. T-code is equivalent to the “target code” that is used in TCGS’ User’s Guide [Schepers & Groen 1992, 
Groen & Schepers 1995]. Obviously, the term “target code” would be confusing in a thesis that uses this 
“target code” as input for its code generators.  
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Variables 
Variables are stored in segments. The address of a variable is a tuple (sn, dpl) where sn is the 
variable’s segment number and dpl is the displacement of the variable in the segment. The set of 
segments are represented by a ‘last-in first-out’ stack of segments. Segments are created on this 
segment stack using the instruction icrseg and deleted with the instruction idlseg.  
Instructions 
Appendix A presents a quick reference to the instruction set of the T-machine. Below, only some 
significant features of the T-code instructions are discussed. 
Operators. The relational, arithmetic and logical instructions in the T-machine correspond with the 
unary operators and binary operators commonly found in high level programming languages. An 
unary instruction pops a single operand from the stack, carries out the unary operation on the operand 
and pushes the result on the stack. A binary instruction pops two operands from the stack, carries out 
the binary operation on both operands and pushes the result on the stack. The T-machine does not 
include bitwise instructions.  
Branch instructions. The T-machine includes an unconditional branch instruction (ijump) and two 
conditional branch instructions (ijiff and ijift).  
Load & Store. For each of the 5 data types, the T-machine includes an instructions to push a constant 
on the stack. Furthermore, several instructions are included to load variables and segmented addresses 
on the stack. Naturally, these ild* instructions that load variables and addresses on the stack all have 
a store counterpart (ist*) that moves a value or address to a memory location.  
Subroutines. Subroutine support is tightly coupled with the segmented memory organization. When 
calling a subroutine (icall label), the return address is saved in a static memory location. The 
next icrseg instruction will copy this return address to the ‘administration’ part of the new segment. 
The corresponding idlseg instruction will put this return address back into the static memory 
location. When returning from a subroutine (ireturn), the return address is fetched from this 
memory location.  
I/O. The instruction set includes 16 I/O-instructions. For each data type there is a read (ird*) and a 
print (ipr*) instruction. Furthermore, the T-machine contains a general iread for input and general 
iwrite for output. The instruction set is completed with some layout instructions, which either prints 
text, page breaks, line breaks or spaces. 
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3. GUMP 
GUMP5 is a naive code generating back end for TCGS [Schepers & Groen 1992]. GUMP maps the 
T-machine of TCGS directly upon the architecture of a target machine. A TCGS/GUMP compiler is a 
type II compiler (see Figure 2.1). 
Using an actual implementation for the 8086 microprocessor as a vehicle, this chapter describes 
the code generation scheme of GUMP. Section 3.1 introduces the principles underlying GUMP. After 
presenting the general organization of GUMP in section 3.2, the quality of the code generated by GUMP 
is reviewed in section 3.3. As the code generated by GUMP is not very efficient, several possible 
optimization strategies are discussed in section 3.4. Section 3.5 completes the chapter with some 
concluding remarks.  
3.1 Principles 
This section describes the objectives and ideas behind GUMP. 
3.1.1 Objectives 
Besides the objectives listed in section 1.2, the following design objectives have been used for the 
development of GUMP: 
 • straightforward algorithm. ‘Smart’ code generators tend to be rather complex due to extensive 
case analysis, register allocation, possible optimizations, etc. Keeping GUMP as elementary as 
possible should result in a very straightforward code generation algorithm than can serve as a 
skeleton for more advanced code generators. Moreover, keeping GUMP elementary should make 
GUMP more retargetable. 
 • comparison with COGGEN. It will be interesting to compare the quality of the code generated by 
COGGEN, an optimizing code generator, against the code generated by GUMP, a very naive code 
generator. 
3.1.2 Mapping the T-machine 
In essence, GUMP expands, instruction by instruction, every T-code instruction directly into assembly 
code for the target machine. GUMP is basically a large case statement with one case per T-code 
instruction, and each case is logically equivalent to a macro.  
GUMP maps the stack architecture of the T-machine directly onto the target architecture. In the 
case that the target machine is a stack machine this mapping is very straightforward. In the case that 
the target machine is a register machine, GUMP uses the target machine’s run-time stack to simulate 
the stack of the T-machine. 
Most T-code instructions are expanded directly to a sequence of pure assembler instructions. A 
few (advanced) instructions are expanded to assembler macros that do the job. Generation of 
assembler macros mimics the threaded code approach [Bell 1973] found in early code generators. A 
threaded code implementation aims at a balance between compact code and fast execution of 
intermediate code (see also [Fisher & LeBlanc 1988]). Unlike threaded code, GUMP uses the 
                                                     
5. In honour of the rather simple-minded American hero, “Forrest Gump”. 
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generation of assembler macros only to encapsulate a sequence of assembler instructions into a 
conceptual block. Most macros just call a C-routine. 
3.2 GUMP86 
Currently, GUMP has only been implemented for Intel’s 8086 [Rector & Alexy 1980] microprocessor. 
The 8086 version of GUMP is called GUMP86 to distinguish the 8086 specific code generator from the 
general concepts of GUMP. 
3.2.1 Skeleton 
Before presenting the skeleton of the code generating algorithm of GUMP86, the mapping of some T-
machine characteristics onto the 8086 architecture is discussed. 
Stack 
The stack elements of the T-machine are 16-bit wide. Fortunately, the elements of the run-time stack 
of the 8086 are also 16-bits (i.e. two bytes) wide. Hence, the stack of the T-machine is directly mapped 
upon the run-time stack of the 8086. 
Instructions 
The T-machine uses the stack for most of its instructions. A register machine, like the 8086, however, 
uses registers for its calculations and other operations. 
Expanding a T-code instruction to 8086 assembler code does not only entail finding an 
equivalent 8086 instruction but also involves copying (implicit) operands from the run-time stack to 
(and from) 8086 registers. In general, expanding a T-code instruction involves the following: 
 • emit pop operation(s) to move operands from the run-time stack to the 8086 registers; 
 • emit a 8086 instruction that is equivalent to the T-code instruction; 
 • emit push operation(s) to copy the result(s) from a register(s) to the 8086 run-time stack. 
For example, Figure 3.1 shows the assembler code generated by GUMP86 for the T-code instruction 
iadd. 
T-code instructions that only deal with immediate operands and implicit operands on the stack are 
directly expanded to a sequence of assembler instructions (e.g. iadd, ildint and ijump). More 
complex instructions (e.g. segment creation and deletion, memory access, I/O, etc.) are expanded to an 
assembler macro that encapsulates the code that implements the T-code instruction (e.g. icrseg, 
idlseg, ildvar and iprbool). 
                  ;                stack: val1 val2 
pop     bx        ; val2           stack: val1 
pop     ax        ; val1           stack: - 
add     ax, bx    ; val1+val2      stack: - 
push    ax        ; push result    stack: val1+val2 
Figure 3.1.  Assembler code generated by GUMP86 for the T-code instruction iadd. 
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Alfa and String 
The definition of the (static) data types alfa and string are collected by GUMP86 into an array of 
strings. After processing the complete T-code program, GUMP86 generates a C file that contains the 
definition of the arrays of null-terminated C strings.  
Segment administration 
The segment administration of the TCGS interpreter has been used as a starting point for the segment 
routines of GUMP86. However, instead of allocating segments dynamically on the heap - as found in 
TCGS’ interpreter - a stack-like allocation of segments is used, that is similar to the administration 
found in the interpreter of the VIrtual Machine (VIM) in [Alblas & Nijmeijer 1994]. 
Memory access routines and segment routines should be implemented as efficient as possible. In 
initial versions of GUMP86 the segment administration routines were written in the programming 
language C [Kernighan & Ritchie 1988]. Because the C routines turned out to be too slow, GUMP86+, 
an optimized version of GUMP86, has been developed. GUMP86+ implements the memory instructions 
of the T-machine as pure 8086 assembler routines. 
Subroutines 
As the run-time stack is used to simulate the T-machine’s stack, we cannot save the return address on 
the stack when the instruction icall is encountered. Instead we mimic the rather non-conventional 
method of TCGS’ interpreter and save the return address in a static memory location. This return 
address will be saved in the allocation record of the first T-machine segment that will be created after 
the icall.  
Address table 
Besides the actual program, a T-code program consists of an address table that contains the addresses 
of labels in the program and the lengths of segments. The label entries in the address table are not used 
in GUMP86 as the assembler is responsible for the calculation of the addresses. The lengths of the 
segments are implemented using symbolic constants in the assembler program. 
Skeleton 
Algorithm 3.1 presents the skeleton of GUMP86’s algorithm. The algorithm is written as a C function 
Gump86(), that takes two file parameters: an input file (tgcfile) containing the T-code program 
and an output file (asmfile) that receives the assembler program. Most declarations (variables, types 
and external functions) are omitted. T-code instructions are expanded to a sequence of 8086 assembler 
instructions using the C-function fprintf(). 
3.2.2 Implementation 
Ideally, a code generator for TCGS should be generated from a machine description. The machine 
description would specify how each T-code instruction should be expanded to assembler code for the 
particular target machine. For example, with a machine description of machine FOO as input, a 
generator (e.g. GUMPGEN) would produce the code generator GUMPFOO for this machine FOO. 
However, as the algorithm for GUMP is so straightforward, it is not worth the trouble to develop a 
special generator for GUMP; writing GUMP by hand is easier and much faster.  
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Awk 
For GUMP, only the expansion of T-code instructions into assembler code is important. Therefore, an 
implementation language is desired in which the specification of the expansion of T-code instructions-
stands out above language specific administration tasks like declarations, flow of control, memory 
allocation, low level I/O, etc. AWK is such a programming language. AWK [Aho et al. 1979] is a 
void Gump86(FILE* tgcfile, FILE* asmfile) 
{ 
   TCodeInstruction  tinstr ; 
 
   while (ReadTCodeInstr(tgcfile, &tinstr)) { 
      if (Labeled(tinstr)) 
         fprintf(asmfile, "L%d:", tinstr.label) ; 
 
      switch (tinstr.opcode) { 
        case INONE :  
           fprintf(asmfile, "nop                ; do nothing \n") ; 
           break ; 
         ... 
        case IADD :  
           fprintf(asmfile, "pop     bx         ; ival2 \n") ; 
           fprintf(asmfile, "pop     ax         ; ival1 \n") ; 
           fprintf(asmfile, "add     ax, bx     ; ival1 + ival2 \n") ; 
           fprintf(asmfile, "push    ax         ; push result \n") ; 
           break ; 
         ... 
        case IJIFF :  
           fprintf(asmfile, "pop     ax         ; get bval \n") ; 
           fprintf(asmfile, "and     ax, 0001h  ; keep last bit \n") ; 
           fprintf(asmfile, "jxz     L%d     \n", Destination(tinstr)) ; 
           break ; 
         ... 
        case ISTORE :  
           fprintf(asmfile, "pop     ax         ; val \n") ; 
           fprintf(asmfile, "pop     cx         ; xdpl \n") ; 
           fprintf(asmfile, "pop     bx         ; xsn \n") ; 
           fprintf(asmfile, "STVAL              ; M[xsn:xdpl] = val \n"); 
           break ; 
         ... 
        case ISTOP :  
           fprintf(asmfile, "EXIT               ; exit the program \n") ; 
           break ; 
 
        default :  
           Error("invalid T-code instruction") ; 
           break ; 
      } 
   } 
} 
Algorithm 3.1.  Skeleton of the GUMP86 algorithm using a C-like language. 
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programming language that permits easy manipulation of structured data (i.e. the T-code file) and the 
generation of formatted reports (i.e. the assembler output file). So, not surprisingly, the first prototype 
versions of GUMP86 have been implemented in AWK. AWK proves to be a very powerful language that 
minimizes the administration actions usually needed in the implementation of a code generator: the 
main part of the AWK-program just specifies how a particular T-code instruction should be expanded 
to assembler.  
During prototyping, several properties of AWK came to light that are very valuable: 
 • implicit input loop. The implicit input loop and the pattern-action paradigm of AWK simplify 
control flow. For example, the C-like pseudo algorithm is simplified considerable as the while 
loop and switch statement are replaced by pattern/action rules (i.e. expansion rules) for each 
T-code instruction (i.e. each case item). 
 • short program. The absence of syntactic baggage and the absence of declarations together with 
AWK’s default initialization shorten the program considerably. 
 • prototyping. AWK proved to be a powerful and easy-to-use prototyping tool. And as 
development time is more important than run time, the use of an AWK-interpreter is acceptable. 
 • associative arrays. The flexible associative arrays in AWK are easy to use and do not require the 
strict declaration and managing routines normally required in a programming language. In this 
way the statements unrelated to the expansion rules are cut to a minimum. 
 • adding new T-code instructions. For every T-code instruction there is a pattern/action rule that 
expands the instruction to assembler code. Adding a new T-code instruction only involves 
adding a new expansion rule for this new instruction. 
Gump
C compiler
linker
run-time support
assembler
foo.tgc
strinit.c
strinit.obj
main.obj
segm.obj
io.obj
error.obj
foo.exe
foo.asm
foo.obj
gump.hsm
 
Figure 3.2.  Building an executable program using the code generator GUMP. 
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Figure 3.2 shows the organization of GUMP. GUMP expands a T-code program (foo.tgc) to 
an assembler file (foo.asm) and a representation of the string and alfa table (strinit.c). The 
assembler file containing all macro definitions (gump.hsm) is included in foo.asm and the file is 
assembled to an object file (foo.obj). The file strinit.c is also compiled to an object file. 
Finally, the object files are linked to run-time support routines to build the executable (foo.exe). 
Appendix F includes the output of GUMP86 for a small example program. 
3.3 Quality of code 
In this section the quality of the code generated by GUMP86 will be discussed. We also present some 
timing results. In section 3.4 we will discuss some possible optimization strategies to improve the code 
generated by GUMP86. 
3.3.1 Code generated by GUMP86 
Due to its simple code generation scheme, GUMP86 does not generate the most efficient assembler 
code. For example, using the run-time stack for temporaries (i.e. simulating the T-code’s stack) 
sometimes results in many redundant pairs of push and pop instructions.  
To examine the quality of the code in greater detail, the compilation of a trivial PASCAL 
statement to assembler code is discussed: 
a := b * c + d ; 
The syntax tree of this statement is presented in Figure 3.3. 
Postfix notation is just a linearized representation of the syntax tree: 
a b c * d + := 
Using the postfix representation, compilation of the statement to intermediate T-code is 
straightforward (Figure 3.4). 
:=
a +
d*
b c  
Figure 3.3.  Syntax tree for the statement a := b * c + d ; 
 stack (after instruction)  
ildadr sna dpla sna dpla  
ildvar snb dplb sna dpla b  
ildvar snc dplc sna dpla b c  
imult sna dpla (b*c)  
ildvar snd dlpd sna dpla (b*c) d  
iadd sna dpla ((b*c)+d)  
istore -  
Figure 3.4.  T-code for the statement a := b * c + d ; 
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In Figure 3.6 (on the next page) the 8086 assembler code is presented that is generated by GUMP86 for 
the T-code sequence. Some comments have been added to clarify the assembler code. Each instruction 
is attributed with the cost of each assembler instruction in terms of clock cycles on a 8086 machine 
[Rector & Alexy 1980].  
3.3.2 Handcoding 
It is interesting to compare the code generated by GUMP86 with a hand-coded (semi-optimal) 
compilation of the statement. To make the comparison more objective we will use the run-time 
routines of GUMP86. We will use LDVAL2AX (cost: 53 - 11 = 42) which has the same effect as LDVAL 
with the difference that LDVAL2AX leaves the value of the variable in register ax instead of pushing 
the value onto the stack. Figure 3.5 shows the hand-written version of the PASCAL statement in 8086 
assembler code. 
 mov     bx, snc    4 
 mov     cx, dplc    4 
 LDVAL2AX ; ax = c  42 
 mov     dx, ax ; dx = c   2 
 mov     bx, snb    4 
 mov     cx, dplb    4 
 LDVAL2AX ; ax = b, dx = c  42 
 imul    dx ; ax = b * c 157 
 mov     dx, ax ; dx = b * c   2 
 mov     bx, snd    4 
 mov     cx, dpld    4 
 LDVAL2AX ; ax = d. dx = b * c  42 
 add     ax, dx ; ax = (b*c) + d   3 
 mov     bx, sna    4 
 mov     cx, dpla    4 
 STVAL ; a := (b*c) + d  42 
  ; TOTAL 364 
Figure 3.5.  Hand-coded, semi-optimal 8086 assembler code for the statement  
a := b * c + d; using the run-time routines of GUMP86. 
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3.3.3 GUMP86 vs. hand-coding 
The size of the code generated by GUMP86 (Figure 3.6) is bulkier than the hand-coded version (Figure 
3.5). Because the code generated by GUMP86 uses no information on the context of the instructions 
many (redundant) stack-operations are needed to save and load temporaries. The hand-coded version 
does not need to save temporaries on the stack: all temporaries reside in registers. 
The code generated by GUMP86 is also roughly 30% slower in terms of clock cycles. On first 
sight it is strange that GUMP86’s code is only 30% slower; one would expect that the naive code 
generated by GUMP would be much slower than the hand-coded version.  
If we leave multiplication out of consideration, we see that loading and storing the contents of a 
memory cell (sn:dpl) is quite expensive compared to 8086’s standard memory instructions. Even 
   8086 
clock cycles 
; iladr sna dpla    
 mov     ax, sna ; sna   4  
 push    ax ; push sna  11  
 mov     ax, dpla ; dpla   4  
 push    ax ; push dpla  11  
    30 
; ildvar snb dplb    
 mov     bx, snb ; snb   4  
 mov     cx, dplb ; dplb   4  
 LDVAL ; push M[snb:dplb] (b)  53  
    61 
; ildvar snc dplc    
 mov     bx, snc ; snc   4  
 mov     cx, dplc ; dplc   4  
 LDVAL ; push M[snc:dplc] (c)  53  
    61 
; imult    
 pop     bx ; ival2 (c)   8  
 pop     ax ; ival1 (c)   8  
 imul    bx ; ival1*ival2 (b*c) 154  
 push    ax ; push result (b*c)  11  
   181 
; ildvar snd dpld    
 mov     bx, snd ; snd   4  
 mov     cx, dpld ; dpld   4  
 LDVAL ; push M[snd:dpld] (d)  53  
    61 
; iadd    
 pop     bx ; ival2 (d)   8  
 pop     ax ; ival1 (b*c)   8  
 add     ax, bx ; ival1+ival2 (b*c+d)   3  
 push    ax ; push result (b*c+d)  11  
    30 
; istore    
 pop     ax ; val  (b*c+d)   8  
 pop     cx ; xdpl (dpla)   8  
 pop     bx ; xsn  (sna)   8  
 STVAL ; M[xsn:xdpl] = val  42  
     66 
  ; TOTAL 490  
Figure 3.6.  8086 assembler code generated by GUMP86 for the statement  
a := b * c + d; 
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in the hand-coded version, loading a memory cell into a register takes 50 clock cycles (4 + 4 + 42). 
The most expensive memory to register move (“base indexed plus displacement” addressing) in 8086 
costs only 20 clock cycles. 
It appears that the memory administration in the T-machine is quite expensive, compared to the 
implementation of memory access in high-level languages like PASCAL and C. For example, the 
PASCAL method of loading a local parameter  
mov    ax, [bp+6]      ; 17 
costs only 17 clock cycles, while loading a local parameter in the T-machine  
mov    bx, sn          ; 4 
mov    cx, dpl         ; 4 
LDVAL2AX               ; 42 
costs (at least) 50 cycles. 
Compared with the expensive loading and storing of memory variables, using the run-time stack 
as intermediate storage for temporaries is not very inefficient. In the first versions of GUMP86, 
execution of LDVAL - implemented as a C routine - took more than 300 clock cycles. When memory 
operations are that expensive, the overhead of pushing all temporaries on the stack, can almost be 
neglected. On the other hand, using such an expensive memory scheme screams for optimization: the 
loading of a variable equals the cost of two 16-bit multiplications. 
Much of the discussion above is based on the compilation of a single, isolated PASCAL 
statement. Though the discussion gives us some insight in the effects of the T-machine quirks on the 
resulting code, it does not tell us anything about the quality of a complete program generated by 
GUMP86.  
3.3.4 Benchmarks 
To compare the execution speed of programs generated by GUMP (and COGGEN) with executables 
generated by production quality compilers, a compiler for a subset of PASCAL has been developed. 
The front end of this TINY PASCAL compiler is generated by TCGS v2.2. TINY PASCAL includes the 
standard ordinal types of PASCAL (i.e. integer, character and boolean), most action statements and full 
support for procedures and functions. Due to limitations in TCGS v2.2, TINY PASCAL does not support 
any of the structured types in PASCAL. See appendix E for a detailed description of the language. 
Two benchmark programs have been used to test the code generated by GUMP86. The prime 
program calculates 5 times the 2000th prime number and then prints this prime. The easter 
benchmark program calculates 10000 times the day on which Easter falls [Ammann 1981], for ten 
consecutive years. The listings of the PASCAL versions of the two benchmark programs are included in 
appendix G. So far we have only been interested in the execution times of the programs, not in the size 
of the programs.  
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Figure 3.7 lists the execution times of the benchmark programs generated by various compilers and/or 
code generators. The TCGS v2.2 interpreter just runs the T-code generated by the TINY PASCAL front 
end. GUMP86 is the first 8086 version of GUMP, where all run-time routines are written in C. 
GUMP86+ is an optimized version in which the heavily used segment routines (i.e. CRSEG, DLSEG, 
LDVAL and STVAL) are coded in assembler. The execution times are normalized towards the 
executables generated by TURBO PASCAL v6.0 [Borland 1990]. Borland’s TURBO PASCAL compiler is 
notorious for its fast compilation and its highly optimized object code. 
Figure 3.7 shows that the code generated by the non-optimized version of GUMP86 turns out to 
be 15 times faster than the T-code run on TCGS’ interpreter. The code generated with GUMP86+ is 
even 40 times faster than the interpreter. Surprisingly, despite GUMP86+’s naive code generation 
scheme, the code generated by GUMP86+ is only less than 4 times slower than the TURBO PASCAL 
executables. 
3.4 Optimization 
Optimizations are code-improving transformations on the program to make the program run faster or 
take less space, or both. As stated earlier, the price of the simple code generation scheme is the poor 
quality of the code generated. In this paragraph we discuss some optimization strategies to let GUMP 
generate better code. Note that we are not interested in making the code generator itself run more 
efficiently. 
3.4.1 Optimizing the T-code 
Stack code itself is not very suitable for optimizations [Tremblay & Sorenson 1985]. Essentially, stack 
code (i.e. postfix expressions) is just a linear representation of the syntax tree. Holub [1990] shows 
that it is possible to reconstruct the syntax tree from a postfix expression. A syntax tree is far more 
suitable for optimizations than a sequence of T-code instructions. For instance, given the syntax tree of 
a basic block6 we can build the direct acyclic graph (DAG) for this basic block. The DAG can be used 
to detect common subexpressions (CSE), collect information on the use of an identifier in a basic 
block and determine which statements compute values that could be used outside the basic block [Aho 
et al. 1986]. 
                                                     
6. A basic block is a sequence of consecutive statements in which flow of control enters at the beginning and 
leaves at the end without halt or possibility of branching except at the end [Aho et al 1986]. Chapter 6 on the 
code expander will review basic blocks in detail.  
 easter prime 
 time 
(in sec.) 
normalized
(TP v6.0) 
time 
(in sec.) 
normalized 
(TP v6.0) 
TCGS v2.2 interpreter 214.10 ≈ 130 × 243.76 ≈ 130 × 
GUMP86 11.54 ≈ 7.2 × 15.99 ≈ 8.8 × 
GUMP86+ 4.72 ≈ 3.0 × 6.04 ≈ 3.4 × 
TURBO PASCAL v6.0 1.59 1 1.81 1 
Figure 3.7.  The speed of code generated by GUMP86 compared to the execution time of the 
TCGS interpreter and executables generated by TURBO PASCAL. 
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Although possible, reconstructing the syntax tree from the T-code is not very efficient. It is 
more practical to optimize the syntax tree before the generation of the T-code. Certainly, this would 
make the front end of a compiler more complex. 
3.4.2 Eliminating pairs of push and pop instructions 
The GUMP code generator is just a macro-expander that blindly expands each instruction. A T-code 
instruction that pushes a value on the stack, is expanded by GUMP in the following two steps: 
 • load the value in a register Rx; and 
 • push the contents of the register Rx (i.e. the value) onto the run-time stack 
When a value on the stack is needed by a subsequent T-code instruction, the value has to be moved 
back (using a pop) to one of the registers. Leaving the value in a register and subsequently using this 
value would save a push and pop pair. The generation of many of those redundant pairs of push and 
pop instructions could be eliminated by simulating (the top of) the stack in the set of 8086 registers. A 
stack descriptor would keep track of the registers that hold the stack.  
Using a stack descriptor, pushing a value on T-machine’s stack would involve the following: 
 • load the value into a register Rx; 
 • update the stack descriptor: Rx now holds the top of the T-code’s stack. 
Popping a value from T-code’s stack now requires examining the stack descriptor whether the top of 
the stack is in a register or not. If the top is already in a register, there is no need for a pop. 
Simulating the stack by registers will not work completely because the number of registers is 
small compared to the (theoretically unlimited) size of the stack. Furthermore, some of the registers 
may be needed for other processes. When there are no more registers left for storing stack values or 
when any register in use by the stack descriptor is needed, the register(s) that is (are) at the ‘bottom’ of 
the simulated register-stack should be pushed onto the stack.  
Example 
This example illustrates the use of the stack descriptor. Consider the PASCAL statement 
a := b + c ; 
Figure 3.8 shows a possible translation of the statement to a sequence of T-code instructions: 
Running GUMP86 on this T-code fragment leads to the 8086 assembler code fragment in Figure 3.9. 
ildadr sna dpla ; push address of a  
ildvar snb dplb ; push b  
ildvar snc snc ; push c  
iadd ; push (b+c)  
istore ; a := b+c  
Figure 3.8.  T-code for the statement a := b + c; 
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The stack descriptor STACK is simply a list of registers that currently simulate the top of the T-
machine stack. If the list STACK is empty, all T-machine stack values are on the run-time stack. 
Special versions of the load and store macros are also required. The macro 
LDVALx rDest, rSn, rDpl 
loads the memory contents of variable x with address (snx:dplx) into register rDest. The segment 
number snx of x is kept in rSn while dplx is found in register rDpl. Similarly, the macro 
STVALx rVal, rSn, rDpl 
stores the contents of register rVal in memory location x whose snx is kept in rSn and whose dplx 
is kept in rDpl. Besides the register parameters, both macros only use the 8086 register si. 
We will see that using the stack descriptor, the expansion of the T-code instruction does not 
have to use the run-time stack at all but is able to simulate the T-machine’s stack using the registers 
only. Figure 3.10 shows the GUMP86 expansion of the T-code sequence using a stack descriptor. 
 ; stack contents 
; ildadr sna dpla ; push address of a [] 
 mov     ax, sna ; sna  
 push    ax ; push sna [sna] 
 mov     ax, dpla ; dpla  
 push    ax ; push dpla [sna dpla] 
; ildvar snb dplb ; push b  
 mov     bx, snb ; snb  
 mov     cx, dplb ; dplb  
 LDVAL ; push M[snb:dplb] (b) [sna dpla b] 
; ildvar snc dplc ; push c  
 mov     bx, snc ; snc  
 mov     cx, dplc ; dplc  
 LDVAL ; push M[snc:dplc] (c) [sna dpla b c] 
; iadd ; b + c  
 pop     bx ; ival2 (c)  
 pop     ax ; ival1 (b)  
 add     ax, bx ; ival1+ival2 (b+c)  
 push    ax ; push result (b+c) [sna dpla (b+c)] 
; istore ; a := b+c ;  
 pop     ax ; val   (b+c)  
 pop     cx ; xdpl  (dpla)  
 pop     bx ; xsn   (sna)  
 STVAL ; M[xsn:xdp] = val [] 
Figure 3.9.  8086 assembler code generated by GUMP86 for the statement  
a := b + c; 
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Register allocation 
If the number of values on the stack does not fluctuate a great deal (and hence the complete T-
machine’s stack can be simulated in registers), the use of the stack descriptor will eliminate many 
redundant pairs of push and pop instructions.  
In its simplest form, this optimization strategy can only be used in the scope of a basic block. 
When branching to a different basic block, the registers simulating the stack should be pushed on the 
stack. This means that at the beginning of a basic block the stack descriptor will always be empty. 
Detecting the end of a basic block is not difficult, but it will certainly complicate the code generation 
process. 
One of the reasons why GUMP is so straightforward is the lack of (register) state in the code 
generator. Although the use of a stack descriptor will make the code generation more complex, it may 
improve the quality of the generated code. This optimization strategy can be regarded as a primitive 
form of register allocation and assignment that is found in most code generators (see for instance 
[Aho et al. 1986,], [Fisher & LeBlanc 1988] and [Tremblay & Sorenson 1985]). Unfortunately, 
register allocation and register assignment algorithms are, by nature, generally machine-dependent.  
3.4.3 Eliminating redundant loads 
In the previous section, we have seen that pairs of push and pop instructions may be eliminated using a 
stack descriptor. However, as memory access is expensive, eliminating redundant load operations can 
be even more lucrative. 
Suppose we have the following sequence of PASCAL statements (Note that the first statement is 
the same as the statement we encountered in section 3.4.2). 
a := b + c ; 
d := a ; 
A compiler developed with TCGS could compile these two statements to the T-code sequence listed in 
Figure 3.11. 
 ; stack descriptor ; stack contents 
; ildadr sna dpla ; STACK = () [] 
 mov     dx, sna ; STACK = (dx) [sna] 
 mov     di, dpla ; STACK = (dx, di) [sna dpla] 
; ildvar snb dplb ;   
 mov     bx, snb ;   
 mov     cx, dplb ;   
 LDVALx  ax, bx, cx ; STACK = (dx, di, ax) [sna dpla b] 
; ildvar snc dplc ;   
 mov     bx, snc ;   
 mov     cx, dplc ;   
 LDVALx  si, bx, cx ; STACK = (dx, di, ax, si)  [sna dpla b c] 
; iadd ;   
 add     ax, si ; STACK = (dx, di, ax) [sna dpla (b+c)] 
; istore ;   
 STVALx  ax, dx, di ; M[dx:di] = ax [] 
  ; STACK = ()  
Figure 3.10.  8086 assembler code generated for the statement a := b + c; using a stack 
descriptor to eliminate redundant pairs of pop and push instructions. 
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In Figure 3.12 GUMP86’s expansion of the last four T-code instructions is listed; the expansion of the 
first instructions are discussed in section 3.4.2. To concentrate on the elimination of redundant loads, 
the stack descriptor is not used in this example. 
When examining the code in Figure 3.12, we see that after the first istore (after STVAL), the value 
of the variable a is in ax. This value of a is overwritten by the expansion of ildadr, that uses the 
register ax as intermediate register. After the address of d is pushed onto the stack, the value of a is 
fetched from memory (ildvar). If the value of ax had been saved (and hence the value of a) in a 
register before loading of the address of d, the subsequent fetching of a from memory would not have 
been necessary. This would have saved an expensive call to LDVAL.  
Analogous to the stack descriptor, a register descriptor could be used to keep track of the 
current register contents. Before loading a variable, the register descriptor should be checked whether 
the variable is already in a register or resides in memory only. If the value of a variable is in a register 
there is not need for a LDVAL macro call. 
Unfortunately, without looking ahead in the T-code stream or using a second pass, we cannot 
know in advance whether a variable will be used in subsequent T-code instructions or not. In a one 
pass code generator, the only strategy to follow is to keep variables in registers as long as possible: 
eliminating redundant loads will be just a matter of luck. 
ildadr sna dpla ; push address of a  
ildvar snb dplb ; push b  
ildvar snc dplc ; push c  
iadd ; push (b+c)  
istore ; a := b+c  
ildadr snd dpld ; push address of d  
ildvar sna dpla ; push a  
istore ; d := a  
Figure 3.11.  T-code compilation for the statements 
a := b + c; d := a ; 
; istore ; a := b+c ; 
 pop     ax ; val  (b+c) 
 pop     cx ; xdpl (dpla) 
 pop     bx ; xsn  (sna) 
 STVAL ; M[xsn:xdp] = val 
; ildadr snd dpld ; push address of d 
 mov     ax, snd ; snd 
 push    ax ; push snd 
 mov     ax, dpla ; dpld 
 push    ax ; push dpld 
; ildvar sna dpla ; push a 
 mov     bx, sna ; sna 
 mov     cx, dpla ; dpla 
 LDVAL ; push M[sn:dpl] (a) 
; istore  ; d := a ; 
 pop     ax ; val  (a) 
 pop     cx ; xdpl (dpld) 
 pop     bx ; xsn  (snd) 
 STVAL ; M[xsn:xdp] = val 
Figure 3.12.  Assembler code generated by GUMP86 for the storage of a 
and the statement d := a; 
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Stack descriptor vs. register descriptor 
Simulating the top of the stack in registers (using the stack descriptor) and holding values in registers 
as long as possible (using the register descriptor) to save possible redundant loads, are both competing 
for the same scarce resource: the (limited) set of registers.  
It is difficult to give a general rule which of the two optimizations is more important. Ideally, 
we would use two passes. The first pass would optimize the basic blocks by eliminating all redundant 
pairs of push and pop instructions. Furthermore, this first pass would gather information on the use of 
variables. The second pass would remove redundant memory loads by using this information. This 
may involve generating an extra pair of push and pop in favor of removing a redundant load. On the 
8086 this is favorable as the optimized version of LDVAL is still two times slower than a pair of a push 
and a pop. 
3.4.4 Other optimizations 
Common subexpression elimination 
Consider the following sequence of PASCAL statements (suppose that both b and c are not an alias 
for a): 
a := b+c ; 
d := b+c ; 
After calculating b+c for the first assignment, recalculation b+c for the second assignment is not 
necessary as the result of this addition is already available in a or even better, still in a register.  
Common subexpressions are normally detected when generating a directed acyclic graph for a 
basic block [Aho et al. 1986]. Detecting common subexpressions in a list of postfix instructions is not 
easy and will involve backtracking. A possibility is to simulate the T-machine and record the 
expression of each value currently on the stack. Implementing such an algorithm, however, is not easy. 
Optimizing the run-time organization 
Instead of optimizing the code generated by GUMP86, there is also the possibility of optimizing the 
run-time system that is used by the code. We have already seen that coding the T-machine’s segment 
routines in pure assembler code (GUMP86+), resulted in a speed improvement of a factor 2.5 (see 
Figure 3.7). Although sometimes lucrative, implementing run-time routines in assembler instead of a 
high-level programming language, will make the run-time system non portable to other target 
machines. 
3.4.5 Conclusion 
One of the general rules about optimizations [Aho et al. 1986] is that an optimization must be worth 
the effort; it is not useful to implement a very complex optimization scheme that runs slowly while the 
code generated is only slightly better than the non-optimized code. Furthermore, the strength of GUMP 
lies with its straightforward algorithm. Although optimization strategies may improve the code, they 
will certainly make the code generator more complex. 
Optimizing the T-code by rebuilding the abstract syntax tree is surely not worth the trouble. The 
same can be said about finding common subexpressions in the sequence of T-code instructions. 
Optimizing the run-time system is only useful when programs spend most of their time executing the 
run-time routines (as is the case with the segment and memory access routines). A code profiler could 
be very helpful in finding these routines that are heavily used.  
30 Chapter 3  •  Gump 
Of the strategies that optimize the code generation process by eliminating code, the strategy that 
tries to eliminate redundant pairs of push and pop instructions is most profitable: the algorithm is 
simple and is likely to eliminate redundant code. The scheme that eliminates redundant loads is more 
difficult to implement and moreover it involves a second pass over the T-code to guarantee results. 
3.5 Observations 
This section discusses some observations made while developing GUMP86. The effect of the T-
machine on GUMP and the use of GUMP as a serious code generator are discussed. The chapter is 
summarized in section 3.5.3. 
3.5.1 Effect of the T-machine on GUMP 
It is obvious that the structure and semantics of the source language - the T-code - for the code 
generator GUMP has some influence on the code generation algorithm: 
 • limited instruction set. The T-machine has a RISC like, limited instruction set. Hence the 
number of instructions (54 instructions, including 16 I/O instructions) to be expanded is small. 
Consequently, the GUMP program is small and easy to comprehend. 
 • segmented memory. The segmented memory organization in the T-machine is rather high-level 
and not suitable to be mapped directly upon a target machine’s architecture. We have seen that 
even when implemented in assembler, memory access in the code generated by GUMP is costly. 
 • temporaries on stack. Due to the stack-nature of the T-machine, GUMP uses the run-time stack 
of its target machine for temporaries; the stack cannot be used for other purposes. This 
sometimes leads to inefficient implementations. For example, procedure calls are normally 
implemented using the stack for the return address, the parameters and the local variables. In 
GUMP86 all three entities are kept in different memory areas.  
From what we have learned from the development of GUMP86, the following improvements to the 
instruction set of the T-machine will certainly be worthwhile: 
 • a more conventional, possibly linear, memory organization in which the notion of scope can be 
uncoupled from the notion of segment; and 
 • a division of the stack into an expression stack (E-stack) and a call stack (C-stack), to simplify 
the implementation of procedures. 
3.5.2 GUMP as a serious code generator 
GUMP started out as a toy project just to see if such a simple code generation scheme was feasible. It 
turned to be a success: the code generated by GUMP is much faster than TCGS’ interpreter and the 
code generation process is indeed very straightforward.  
Advantages 
During the development of GUMP86, the following advantages of GUMP86 were brought to light: 
 • executable. GUMP86 generates an assembler file from a T-code program file (.tgc file). This 
assembler file is linked to segment and I/O routines to build an executable file. Besides being 
faster than TCGS’ interpreter, executable code will make TCGS a more ‘serious’ compiler-
generator system. 
 • easy implementation scheme. The code generation scheme used by GUMP is very 
straightforward: each T-code instruction is expanded to a number of lines of assembly code. The 
mapping of the T-code instructions to assembly language is trivial. And because the number of 
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T-code instructions is small and the run-time routines are written in C, retargeting GUMP should 
prove fairly easy. 
 • extendible. Adding a new T-code instruction to GUMP is at least as easy as adding a new 
instruction to TCGS’ interpreter.  
 • no register allocator. As all temporary values are stored on the run-time stack there is no need 
to implement a special register allocator . 
Disadvantages 
Naturally, GUMP also has some disadvantages: 
 • poor code. Each T-code instruction is expanded to a sequence of assembler instructions. The 
run-time stack is used to hold all temporary values. No optimizations (local or global) are 
performed. 
 • machine dependent. As GUMP directly generates assembly code for a target machine, the code 
generator is highly machine dependent.  
3.5.3 Conclusion 
From its humble beginnings, GUMP has evolved to become a serious, compact code generator for 
TCGS. Being more than a factor of 40 faster than TCGS’ interpreter, the quality of the code generated 
by GUMP86+ is, at least, acceptable. Furthermore, if required, there are a number of optimization 
strategies that can be used to improve the code. The elimination of redundant pairs of push and pop 
instructions is probably the most profitable. 
Compared with TCGS’ interpreter, GUMP produces fast code but when comparing the code 
generator with conventional C or Pascal compilers (e.g. TURBO PASCAL), GUMP is not (yet) suitable 
for practical situations. Naturally, the naive code generation scheme causes it to produce poor code. 
However, it appears that the segmented memory organization of the T-machine is also a major 
drawback for generating efficient code. It may even be more rewarding to change the memory 
organization of the T-machine than incorporating one of the optimization strategies into GUMP. 
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4. COGGEN 
This chapter sketches COGGEN, a retargetable code generator for TCGS. Section 4.1 introduces the 
code generator. In section 4.2 related work on automated code generation is outlined. Section 4.3 
describes the work of Davidson & Fraser, on which COGGEN has been based. Section 4.4 gives an 
overview of a TCGS/COGGEN compiler. Section 4.5 completes the chapter with an example. 
4.1 Introduction 
As seen in chapter 3 on GUMP, expanding T-code directly to assembler code has several 
disadvantages, of which the inferior quality of the code and the machine dependency of the code 
generator are probably the biggest drawbacks.  
COGGEN, which stands for Code-Generator Generator, is a retargetable code generator for 
TCGS that adopts a more advanced code generation strategy than that GUMP uses. Apart from 
correctness and maintainability, the main design objective behind COGGEN is retargetability. A 
generator system that can automatically construct a code generator from a machine description is 
obviously the best way to achieve all these goals [Veldhuijzen van Zanten 1992].  
Figure 4.1 shows the ideal organization of the COGGEN system. At compile-compile time, COGGEN 
generates a code generator for a target machine, that is completely defined by a machine description. 
At compile time, the code generator translates the T-code to assembler code. 
4.2 Related work 
Code generation involves picking the evaluation order for operations, assigning registers to hold 
values, and selecting the appropriate target language instructions to implement the operators in the 
intermediate representation [Aho et al. 1986]. 
In the last years a lot of research has been made to automate the code generation phase of 
compilers. Up to now, no widely accepted methods exist as there are for lexical, syntactic and 
semantic analysis. Common to all approaches to automated code generation and optimization is that 
the mapping of the intermediate representation to the target machine must be described formally. From 
this formal specification, tables are constructed (or program fragments are derived) that are used to 
drive (or are included in) the code generator.  
CoGGen
code generator
machine
description
T-code assemblercode  
Figure 4.1.  Ideal organization of the COGGEN system. 
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The main concern of most approaches to automated code generation has been the task of 
instruction selection. Veldhuijzen van Zanten [1992] distinguishes two mains streams of successful 
code generation techniques: 
 • The tree-translation technique uses tree parsing or tree rewriting as the core of the code 
generation algorithm. Intermediate code is represented by trees. Target code is generated by 
repeatedly finding (i.e. parsing or matching) subtrees in the intermediate tree that match target 
machine templates and rewriting the matched subtrees by corresponding replacement nodes 
[Aho et al. 1989]. Examples of this technique are: 
 • the Graham-Glanville code generation scheme [Glanville & Graham 1978]; 
 • the ambitious Production-Quality Compiler Compiler (PQCC) system [Cattell 1980]; 
 • various pattern-matching dynamic programming schemes [Aho & Johnson 1975, Aho et 
al. 1989, Jansohn 1985] 
 • and more recently, the bottom-up rewriting system (BURS) [Pelegrí-Llopart & 
Graham 1988, Balachandran et al. 1990].  
 • In the integrated peephole optimization scheme a peephole optimizer is used as an instruction 
selector. A machine description is used to simulate adjacent instructions, replacing them, 
wherever possible, with an equivalent singleton. Examples of this technique are:  
 • Davidson & Fraser’s PO (Peephole Optimization) system [Davidson & Fraser 1980, 
1984a, 1984b, Davidson 1987, Jongejan et al. 1988] 
 • Davidson & Fraser’s HOP (High-speed Peephole Optimization) system [Fraser & Wendt 
1986, Davidson & Fraser 1987] 
 • and more recently, the RTL System [Johnson et al. 1992]. 
4.3 Davidson & Fraser 
The design of the COGGEN system is based on Davidson & Fraser’s PO, the first retargetable code 
generator systems based on the integrated peephole optimization scheme. Essentially, their compiler 
back end consists of a hand-written code expander that translates stack code generated by the front end 
to an intermediate representation, followed by an automatically generated peephole optimizer that tries 
to improve the intermediate program. The peephole optimizer is generated from a machine description 
which describes the target machine. The PO based compilers are type IV optimizing compilers (see 
Figure 2.1).  
Peephole optimization is an (object) code improvement technique that examines groups of 
adjacent instructions (the peephole) and tries to replace some sequences with better ones 
[McKeeman 1963]. PO consists of a cacher, combiner and assigner. The cacher phase eliminates 
common subexpressions in the register transfers, the combiner phase replaces sequences of registers 
transfer instructions with equivalent singletons and the assigner phase translates the register transfers 
into assembly code for the target machine.  
PO performs the following optimizations [Davidson 1987]: 
 • common subexpression elimination; 
 • register allocation and register assignment; 
 • branch chaining; 
 • removal of unused code; 
 • special case instruction usage; and 
 • exotic addressing mode usage. 
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4.4 Overview of COGGEN 
Figure 4.2 presents the overview of a TCGS/COGGEN compiler. Note that, because COGGEN is based 
on PO, a TCGS/COGGEN generated compiler is also a type IV compiler (see figure 2.1). 
The front end generates T-code that serves as the input for the COGGEN system. COGGEN’s code 
expander (chapter 6) translates the T-code to RTL-code. RTL-code is the intermediate representation 
that is used in the COGGEN modules (chapter 5). Following D&F’s approach, future versions of 
COGGEN may use an optimizing phase (shown in Figure 4.2 as a dotted box) to improve the RTL-
code. The register assigner (chapter 7) maps the temporaries in the RTL-code upon the machine 
registers of the target machine. Finally, COGGEN’s transducer translates the RTL-code to assembler 
code for the target machine. The transformer (chapter 8) is an automaton that automatically builds the 
transducer from a machine description. Chapter 9 discusses the results of an actual TCGS/COGGEN 
compiler. 
expander
optimizer
TCGS front end
T-code
source code
RTL-code
RTL code
RTL code
assembler code
transducer
assigner
 
Figure 4.2.  Overview of a TCGS/COGGEN compiler. 
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4.4.1 COGGEN vs. D&F 
Although originally based on the work of D&F, the current version of COGGEN differs in certain 
aspects from PO’s code generation scheme. 
Optimizer 
Initially, this research was aimed to build an “Code-Generator Generator based on Peephole 
Optimization”. The current version of COGGEN, however, is a retargetable code generator only and 
does not utilize any of the code improving strategies discussed in the work of D&F.  
Nevertheless, both in the code of COGGEN and in the text of this thesis, several decisions are 
influenced by future optimizing modules that may be placed between the code expander and the 
assigner. Although this makes the text on COGGEN as a “Code-Generator Generator” slightly more 
cryptic, the author believes that it gives valuable insight in the problems to be encountered and 
concessions to be made when optimizing modules are added to COGGEN. 
Formal definition of RTL-language 
Davidson and Fraser do not provide a formal definition of the intermediate representation (i.e. register 
transfer notation) that is used within PO. To enhance the maintainability and the retargetability of 
COGGEN, a formal definition of the RTL-language (chapter 5) is presented in this thesis.  
4.5 Example 
Before obscuring the main idea behind COGGEN with the details on the various COGGEN modules in 
the next chapters, the reader is invited to examine the example in Figure 4.3, which also appears on the 
cover of this thesis. The example shows the internal representations of a simple PASCAL statement 
during the several phases of a TCGS/COGGEN generated compiler for TINY PASCAL. Even without a 
thorough understanding of the RTL-language the reader should be able to get the idea behind the 
various COGGEN modules. The target machine used in the example is a 8086 machine with only two 
general registers available: ax and cx. 
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Figure 4.3.  Internal representations of the compilation of the 
statement a := b + c * 2 ; in a TCGS/COGGEN 
compiler. 
r[21] = m<snb:dplb>
r[22] = m<snc:dplc>
r[23] = 2
r[22] = r[22] * r[23]
r[21] = r[21] + r[22]
m<sna:dpla> = r[21]
r[21] = m<snb:dplb>
r[22] = m<snc:dplc>
r[23] = 2
r[24] = r[22]
r[22] = r[22] * r[23]
r[25] = r[21]
r[21] = r[21] + r[22]
m<sna:dpla> = r[21]
ildvar  snb dplb
ildvar  snc dplc
ildint  2
imult
iadd
istvar  sna dpla
LDVAL   ax, snb, dplb
LDVAL   cx, snc, dplc
mov     tmp+0, ax
mov     ax, 2
xIMUL   cx, ax
mov     ax, tmp+0
add     ax, cx
STVAL   ax, sna, dpla
r[ax] = m<snb:dplb>
r[cx] = m<snc:dplc>
m[tmp+0] = r[ax]
r[ax] = 2
r[cx] = r[cx] * r[ax]
r[ax] = m[tmp+0]
r[ax] = r[ax] + r[cx]
m<sna:dpla> = r[ax]
a := b + c * 2 ;
TCGS front end
expander
assigner (1)
assigner (2)
transducer
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5. REGISTER TRANSFER LANGUAGE 
This chapter presents a formal definition for the register transfer code that is used as the intermediate 
representation in the COGGEN system. Section 5.1 introduces the register transfer language (RTL). 
Section 5.2 reviews the utilization of register transfers in previous work. Section 5.3 describes how 
register transfers are used in the COGGEN system. Section 5.4 introduces the formal definition of the 
RTL, section 5.5 presents the syntax of the language as an EBNF grammar and section 5.6 describes 
the virtual abstract RTL-machine that might run RTL-code. Section 5.7 discusses the rtl2cpp 
translator. Finally, section 5.8 completes the chapter with some concluding remarks. 
Being the means of intermediate representation in the COGGEN system, the register transfer 
language is also discussed in other chapters of this thesis. Chapter 2 discusses the influence of 
intermediate representations on certain compiler characteristics. Chapter 6 on COGGEN’s code 
expander discusses the translation of T-code to RTL-code, whereas chapter 8 on COGGEN’s 
transformer, explains how RTL-code is translated to assembler code for a particular target machine. 
Chapter 7 on CoGGen’s register assigner describes how the pseudo registers in the RTL-code are 
mapped upon machine registers. 
5.1 Introduction 
Bell & Newell [1971] and Siewiorek et al. [1982] use a special notation - the Instruction-Set Processor 
(ISP) notation - to provide an uniform way of describing instruction sets. The components of this 
notation - that describes the so-called register transfer level of a computer system - are registers and 
(data) transfers between registers. The register transfer notation can be looked upon as a special form 
of three address code.  
For example, the register transfer 
r[12] = m[a] 
specifies that the value of memory location a is copied to register 12. The register transfer 
r[acc] = r[acc] + 1 
means that the accumulator register acc is incremented. The instruction 
if r[flags] == 0 then goto L27 
transfers control to the instruction labeled with L27 if the flag register is equal to zero. 
Register transfers are used in the COGGEN system for the following two reasons: 
 • Using register transfers as intermediate representation for a program makes it possible to 
perform machine independent optimizations [Davidson 1987]. 
 • The register transfer notation has proven to be a convenient way to describe the logic design 
level of a target machine [Bell & Newell 1971]. A machine description [Davidson 1987] defines 
the syntax-directed translation between register transfers and assembly instructions of the target 
machine.  
RTL 
Historically, the term RTL has been used for different things. D&F and Jongejan [et al. 1988, 1989] 
use the term RTL for register transfer lists. However, D&F consider a RTL to be any sequence of 
register transfers (mostly just a single one), while Jongejan [1989] uses the term RTL to encapsulate a 
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complete basic block of register transfers. Johnson et al. [1992] use register transfers in a more well 
defined way and let RTL stand for register transfer language. GNU CC also uses the abbreviation 
RTL to stand for register transfer language. 
Later in this chapter an abstract machine model for register transfers is defined and hence we 
follow Johnson’s terminology and let RTL stand for register transfer language. A sequence of register 
transfers is identified as RTL-code. Occasionally, the term RTL may - incorrectly - be used for a 
single register transfer. Furthermore, despite the double occurrence of ‘language’ in ‘RTL-language’, 
this term is sometimes used to enhance readability.  
5.2 Davidson & Fraser 
Before defining the register transfer language used in COGGEN, it is important to understand how 
D&F utilized register transfers in their optimizing compilers.  
5.2.1 Introduction 
Davidson & Fraser [1984a, 1984b, 1984c] and Davidson [1987] present retargetable peephole 
optimizers which are used as back ends for compilers for the programming language Y7 [Hanson 
1981]. In these peephole optimizers, register transfers are used as the intermediate representation of a 
program. Furthermore, D&F use a register transfer notation - machine descriptions - to describe target 
architectures. As register transfers are just a special form of three address code, the Y-compilers 
developed by D&F are optimizing compilers of type IV (see Figure 2.1). 
The compilers for the Y language use Y-code as the intermediate representation between the 
front end and the back end. Y-code is postfix code for a virtual stack machine. The Y-machine is an 
intersection machine and includes only 99 opcodes. The Y-machine is formally described in 
[Davidson 1987]. Transducers in D&F’s compilers are automatically generated from a machine 
description that describes the syntax directed translation between register transfers and assembler 
code. 
Fraser [1979] and Davidson & Fraser [1980] use a slightly different approach than their later 
work. Instead of using the optimizer as part of a complete compiler, they use a peephole optimizer to 
improve generated assembler code. The assembler code is translated to register transfers, the optimizer 
works on the sequence of register transfers and the register transfers are translated back to assembler 
code.  
Unfortunately, D&F do not present a formal definition for the register transfer notation. As the 
register transfer notation is only used in the back end of a compiler, a well defined language was not 
needed.  
D&F use the register transfer notation as a human readable, machine independent representation 
of a program to ease the development and comprehension of optimization techniques. For the 
optimizing modules of the D&F compilers only the following properties of register transfers are of 
interest: 
 • the values set (left hand side) by the register transfer; 
 • the values used (right hand side) by the register transfer; and 
 • the lexical string representation of the register transfer. 
                                                     
7. Y is a structured, general-purpose programming language intended for use in simple systems programming 
applications. Y was meant to replace Ratfor [Kernighan 1975] and falls syntactically between Ratfor and C 
[Kernighan & Ritchie 1988]. 
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For example, the register transfer 
r[23] = r[25] + r[49] 
uses the registers r[25] and r[49], sets the register r[23] and the lexical representation of the 
transfer is the just the infix string representation itself. 
D&F’s optimizers are not interested in the actual meaning of a register transfer. The optimizers 
try to eliminate redundancy in the program using the lexical representation of a register transfer only. 
The utilization of the lexical string representations of transfers may have been hinted by the choice of 
implementation language. The first versions of D&F’s peephole optimizers are implemented in the 
string oriented language SNOBOL4 [Griswold et al. 1971]. And even lcc [Fraser & Hanson 1995], a 
modern retargetable C compiler, uses the ICON programming language [Griswold & Griswold 1990] - 
the successor of SNOBOL4 - as vehicle for their rule generator. 
Example 
Consider the following two register transfers: 
r[dest1] = r[src1] + r[src2] 
r[dest2] = r[src2] + r[src1] 
If the operator ‘+’ represents the addition operator, and we assume that dest1 is different from either 
src1 and src2, then expressions on the right hand sides of the assignments are equivalent because 
the addition operator is commutative. Lexically, however, the expressions on the left hand side are 
different, so D&F’s optimizer will not recognize the redundancy of the computation of r[dest2].  
5.2.2 Code expander and transducer 
The code expander and the transducer (i.e. implicitly, the machine description) in D&F’s back ends 
are tightly coupled. The code expander and the transducer for a given target machine should have 
exactly the same interpretation of a register transfer.  
Example 
Suppose the code expander for the 8086 expands the T-code instruction iadd to the following register 
transfer: 
r[dest] = r[dest] @ r[op] 
The transducer for the 8086 has to know that the operator ‘@’ represents the addition operator and may 
translate the register transfer to 
add  dest, op 
Code expander / transducer pairs for other target architectures may assign a complete differently 
meaning to the operator ‘@’. To make things even more confusing, a code expander / transducer pair 
may even use ‘*’ to represent addition, as long as the transducer expands ‘*’ to an addition assembler 
instruction.  
5.2.3 Advantages of D&F’s scheme 
In addition to the advantages as a type IV compiler, the D&F compiler organization scheme enhances 
the retargetability of the compiler even further by isolating the machine dependence in two modules: 
the code expander and the transducer (i.e. machine description). The (peephole) optimizer is 
completely machine independent. Davidson [1987] claims that porting the compiler to a new 
architecture only involves writing a new machine description and an accompanying code expander, 
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which should be easy for someone familiar with the new target architecture. However, Jansohn [1985] 
already stated that the lack of a formal machine model for the register transfer notation make it harder 
to write new machine descriptions than Davidson promised.  
Davidson [1987] also claims that the Y-code is sufficiently general that it can be used to target 
other block structured programming languages (e.g. C, PASCAL, ADA).  
5.2.4 Related work 
The work of D&F has inspired many other research projects. Especially the use of register transfers in 
combination with machine descriptions has been popular.  
Jongejan et al. [1988] based the development of their PASCAL-like compiler on the ideas of 
D&F. Like D&F, Jongejan et al. [1988] describe target machines using register transfers. Jongejan 
[1989] presents an abstract machine model for the register transfer notation. The (very simplified) 
abstract machine model is used to prove the correctness of transformations of register transfers. Like 
D&F, Jongejan [1989] is only interested in the values set and used by a register transfer.  
Johnson et al. [1992] also use register transfers to represent a program during optimization in 
their Smalltalk [Goldberg & Robson 1983] compilers. Unlike D&F and Jongejan, Johnson compilers 
are type VI compilers as Johnson directly uses register transfers as intermediate representation 
between the front end and the back end of a compiler. Instead of using the character string 
representation of register transfers, Johnson has developed “RTL System”, an object oriented 
framework to represent register transfers. As an enhancement to D&F’s scheme, the RTL System uses 
SSA form (single static assignment) [Alpern et al. 1988, Rosen et al. 1988] to simplify algorithms for 
common subexpression elimination, code motion out of loops, and other optimizations. It is not clear 
how machines are described by Johnson et al. [1992]. 
GNU’s “Freeware” CC (or gcc) compiler [Stallman 1994] is a compiler for the programming 
language C [Kernighan & Ritchie 1988], aimed to run on 32-bit machines that address 8-bit bytes and 
have several general registers. Like Johnson’s RTL System, GNU CC uses a register transfer language 
as intermediate language for the back end of the compiler. GNU CC’s register transfer language is 
originally based on D&F, but has been tailored heavily to facilitate the source language C. GNU CC is 
known for its fast reliable optimizing compiler that is competitive with production-quality compilers. 
It has proven relatively easy to port the GNU CC compiler to other platforms: the compiler follows 
D&F’s approach and represents target machine by means of machine descriptions. The portability of 
GNU CC is probably the most convincing proof of the feasibility of D&F’s framework.  
5.3 Using register transfers in COGGEN 
In optimizing compilers, data structure choices directly influence the power and efficiency of practical 
program optimization. A poor choice of data structure can inhibit optimization or slow compilation to 
the point where advanced optimization features become undesirable [Cyron et al. 1989].  
The register transfer notation has proven to be a convenient representation for optimization 
purposes and for isolating machine dependent parts within a compiler [Davidson 1987]. Unfortunately, 
an abstract machine model for the register transfer notation has not yet been defined.  
The COGGEN project uses the same compiler organization as the Y-compilers developed by 
D&F. In a TCGS/COGGEN compiler, T-code is the intermediate representation between the TCGS 
generated front end and the COGGEN generated back end. Unlike D&F’s scheme, this T-code is 
independent of any source language. 
When working on the COGGEN project, the author felt that an abstract machine model for the 
register transfer notation will have several advantages. It not only enhances the structure and 
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maintainability of a compiler’s back end, it will also offer new opportunities (e.g. symbolic 
simulation) for optimizations that are missed in a lexical optimizer like D&F’s. In any case, a formal 
machine model should be the framework for reasoning about optimizations on intermediate 
representations.  
TCGS+ 
Eventually, a formally defined, machine independent RTL may be used as the intermediate 
representation between the front end and the back end of a compiler. A future version of TCGS, 
named TCGS+, may then generate RTL-code instead of T-code.  
Figure 5.4 shows the organization of a TCGS+/COGGEN generated compiler that uses RTL-code as 
the intermediate representation between the front end and the back end. Note that such a generated 
compiler will be a type VI compiler. 
Compared to a TCGS/COGGEN compiler, the TCGS+/COGGEN compiler generator scheme has the 
following advantages: 
 • Speed. With only one intermediate language the compiler will be faster. 
 • Machine independence. As a separate code expander is not longer needed, the machine 
dependence of the compiler is completely isolated in the machine description.  
 • Uniform machine descriptions. As all machine descriptions should at least support the ‘pure’ 
RTL-language, the descriptions will be more uniform. The definition of the RTL-language may 
even stimulate a more formal definition of machine descriptions. 
The price paid for these advantages is a slightly more complex front end, because three address code is 
harder to generate than stack code.  
source
code
assembler
code
RTL-code
RTL-code
TCGS+ front end
optimizer
transducer
 
Figure 5.4.  Overview of a TCGS+/COGGEN generated compiler. 
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5.4 Formal Definition 
The RTL can be regarded as a model assembly language, optimized for a nonexistent, but ideal, virtual 
machine with a register architecture. The virtual machine for the register transfer language is called 
RTL-machine. This RTL-machine is an intersection machine designed to represent a large set of 
register architectures. The RTL-machine has an infinite number of registers and a orthogonal 
instruction set. 
Typically a large quantity of RTL-code is needed to represent high-level operations. Although 
this may sound undesirable it is the exact concept behind D&F’s optimizer scheme: generate verbose 
but simple RTL-code thus enabling the optimizer to uncover all possible improvements. 
The design of the RTL has been inspired mostly by the ISP notation, the work of D&F and the 
T-machine. The T-machine’s memory organization has been ported to RTL (e.g. m<sn:dpl>). Other 
peculiarities (e.g. icall, ireturn) can still be found in RTL. The initial target architecture (i.e. 
Intel’s 8086) had minor influences on the RTL. 
During the development of the COGGEN system, the syntax and semantics of RTL have evolved 
to the current definition.  
Example 
Before formally defining the RTL-language, the RTL-program below presents a sample RTL-program. 
The program computes the sum of 25 integers, starting at memory location 100, and prints this sum of 
these integers on the standard output [Johnson et al. 1992].  
    r[21] = 100                     ; pointer to start of array 
    r[22] = 25                      ; number of values in the array 
    r[23] = 1                       ; increment step 
    r[24] = 0                       ; initialize sum 
    r[25] = 0                       ; counter 
 
L1: r[flags] = r[25] >= r[22]       ; if counter >= 25 
    if r[flags] != 0 then goto L2   ; then exit loop 
    r[26] = m[r[21]]                ; get new integer from array 
    r[24] = r[24] + r[26]           ; add new integer to sum 
    r[21] = r[21] + r[23]           ; increment pointer 
    r[25] = r[25] + r[23]           ; increment counter 
    goto L1 
 
L2: call::Print(r[22],INT)          ; print sum as integer 
    call::Exit()                    ; stop the program 
A formal definition of a programming language consists of syntax, semantics, and pragmatics. RTL’s 
syntax is defined in section 5.5. The (operational) semantics of the RTL are presented in section 5.6 
which gives a tutorial description of the RTL-machine. The pragmatics of the language are not 
formally reviewed, but other chapters illustrate how register transfers are used in the COGGEN system.  
5.5 Grammar 
This section presents the EBNF grammar [Jensen & Wirth 1985] for the register transfer language. 
The grammar is splitted into smaller parts which are concisely annotated: section 5.6 will explain the 
underlying RTL-machine in greater detail. The entire grammar can be found in appendix B. All 
terminals in the grammar are enclosed in boxes . 
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A register transfer list (rtl) is a sequence of one or more register transfers (rt) that may optionally 
be labeled. 
rtl ::= [ label :  ] rt { ;  rt } . 
A register transfer (rt) is either an immediate load instruction (load_rt), a pure data transfer 
instruction (move_rt), an operation (operation_rt), a branch instruction (branch_rt) or a 
subroutine call (routine_rt).  
rt ::= load_rt ; r[27] = 12 
 | move_rt ; m[11] = r[23] 
 | operation_rt ; r[77] = r[77] + r[78] 
 | branch_rt ; if r[flag] == 0 then goto L1 
 | routine_rt . ; call::Print(r[ax],INT) 
The immediate load instruction loads an integer into a register. 
load_rt ::= reg_cell =  integer . 
The move instruction copies the contents of one cell to another cell. Note that moves between memory 
cells are not allowed. 
move_rt ::= reg_cell =  reg_cell 
 | reg_cell =  mem_cell 
 | mem_cell =  reg_cell . 
All calculations in RTL are done in registers. Thus, immediate operands (constants) and memory 
operands have to be loaded into a register before they can be used in a operation. Note that the unary 
and binary operators have been borrowed from the programming language C [Kernighan & 
Ritchie 1988]. 
operation_rt ::= reg_cell =  unary_op reg_cell 
 | reg_cell =  reg_cell binary_op reg_cell 
 | reg_cell =  service_routine . 
unary_op ::= -   |  !   |  ~  . 
binary_op ::= ar_op  |  rel_op  |  log_op  |  bit_op . 
ar_op ::= +   |  -   |  *   |  /   |  %  . 
rel_op ::= ==   |  !=   |  <   |  <=   |  >=   |  >  . 
log_op ::= &&   |  ||  . 
bit_op ::= &   |  |   |  ^   |  <<   |  >>  . 
The first two alternatives of branch_rt specify the unconditional jump and the conditional jump. In 
the current version of RTL-language, the test condition is more restricted than the grammar 
specifies: only equality and non-equality tests on 0 (zero) are allowed. The rcall and rreturn 
instructions are added to support subroutine calls in RTL.  
branch_rt ::= goto  label 
 | if  condition then  goto  label 
 | rcall  label 
 | rreturn  . 
label ::= identifier . 
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condition ::= reg_cell rel_op integer . 
Service routines are added to the RTL-language to specify side effects. A service routine may either be 
a built-in service routine (e.g. I/O) or a user defined routine. String parameters are used in RTL service 
routines only to emulate the T-machine’s string instructions.  
routine_rt ::= service_routine . 
service_routine ::= call  ::  name (  [ param_list ] )  . 
param_list ::= parameter { ,  parameter } . 
name ::= identifier .  
parameter ::= reg_cell 
 | integer  
 | string . 
All registers are designated by r[n] where n is the address of the register. The RTL has three 
reserved registers (rtl_reg): the stack pointer r[sp], the base pointer r[bp] and the flag register 
r[flags]. The target registers (target_reg) are the reserved registers for the target machine. 
The set of pseudo registers (pseudo_reg) is the infinite set of registers that can be used for 
temporary values. Pseudo registers are addressed by a positive integer. 
The target machine dependency is easily removed by representing all registers by integers. Only 
to make the discussion on register transfers clearer, the set of registers has been divided into three 
disjunct sets.  
reg_cell ::= r  [  register_addr ]  . 
register_addr ::= rtl_reg  
 | target_reg 
 | pseudo_reg . 
rtl_reg ::= sp   |  bp   |  flags  . 
target_reg ::= ax   |  bx   |  cx   |  dx   
 | si   |  di   |  cs   |  ds   |  es   |  ss  . 
pseudo_reg ::= integer . 
Although there is only one memory store, memory cells may be addressed using an absolute address 
or a segmented address. When using absolute addressing, three addressing modes are supported: direct 
addressing (e.g. m[23], m[a]), indirect addressing (e.g. m[r[bp]]) and base addressing 
(e.g. m[r[bp]+12], m[r[bp]+r[si]]).  
The segmented addressing scheme is inherited from the T-machine, that provides segmented 
addressing only. Note that every segmented address corresponds with an absolute memory address in 
the memory store. 
mem_cell ::= m  [  absolute_addr ]   
 | m  <  segment_addr >  . 
absolute_addr ::= direct_addr 
 | indirect_addr 
 | base_addr . 
segment_addr ::= sn :  dpl . 
direct_addr ::= integer 
 | identifier . 
indirect_addr ::= reg_cell .  
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base_addr ::= reg_cell ( +   |  -  ) base_dpl . 
sn ::= word . 
dpl ::= word . 
base_dpl ::= word . 
word ::= reg_cell 
 | integer . 
The reader may have noticed that the grammar contains three trivial nonterminals that are not formally 
defined:  
 • An identifier is a sequence of one or more characters, where the first character is either a 
letter or an underscore, and any other letter is a letter, a digit or an underscore (e.g. Print).  
 • An integer is a sequence of digits, representing a positive number in the range (e.g. 27). 
 • A string is a sequence of characters enclosed in double quotes (e.g. "String").  
5.6 RTL-machine 
This section discussed the RTL-machine, the virtual abstract machine that may run RTL-code. Parallel 
to the formal definition of the RTL-machine, the ideas behind the RTL-machine, the consequences of 
design decisions, and possible improvements of the machine are presented. As these sidelines 
sometimes obscure the main text on the RTL-machine, the author hopes that the background on the 
RTL-machine is interesting and useful enough to justify the clutter of interludes. 
An interpreter for the RTL-machine has not been developed. Instead, a simple program 
(rtl2cpp) has been written to translate a RTL-program to a C++ program. The rtl2cpp program 
is discussed in greater detail in section 5.7.  
5.6.1 Data values 
The data transferred by the register transfers in the RTL-machine are 16 bit words. For example, the 
expression m[a] represents the 16 bit contents at memory address a. Similarly, r[27] stands for the 
16 bit word in pseudo register 27.  
The T-machine only supports 16 bit data types, so there was no direct need to provide other data 
widths in the RTL-machine. However, other data widths (bytes, double words, etc.) may easily be 
added to the RTL-machine. For example, a memory byte (8-bit) may be identified by m8[n], while a 
32-bit register might be addressed as r32[n]8 [Jongejan et al. 1988]. 
                                                     
8. Existing assemblers use slightly different syntax conventions. For example, the Intel assembler syntax uses 
prefixes like “WORD PTR” or “DWORD PTR” to indicate the width of a memory operand. In AT&T Unix 
assembler syntax, the size of memory operands is determined from the last character of the opcode name. 
Opcode suffixes of “b”, “w”, and “l” specify byte (8-bit), word (16-bit) and long (32-bit) memory 
references. 
For example, translating the register transfer 
  r8[al] = m8[x] 
to 8086 assembler, following the Intel syntax would result in  
  mov     al, BYTE PTR x 
whereas the AT&T syntax would produce 
  movb    x, %al 
In AT&T syntax, the operand order is reversed and registers are prefixed by “%”. 
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Data types 
The RTL-machine does not have an explicit notion of data types; only the I/O-services use type 
parameters to express higher level data types. The following mapping of high level data types upon the 
16 bit words is used: 
 • integer: signed integer number (range: -32767 .. +32767); 
 • character: lower order byte is ASCII value of character; 
 • boolean: zero (0) corresponds with false, non-zero value represents true; 
 • string: index in the string table; 
 • pointer: (absolute) memory address  
Representing all data types by 16-bit words makes the RTL-machine orthogonal, but not optimally 
efficient. Characters and booleans are better mapped upon 8-bit bytes. Adding floating point numbers 
to the RTL-machine may not be an easy task as floating point numbers are best represented by (at 
least) 32 bit double words.  
Holub [1990] suggests to make the memory cells as wide as the widest basic type. This would 
simplify the back end as it is easier to translate a single data movement into multiple moves than the 
other way around. Consequently, using 32-bit (or even 64-bit) data objects in the RTL-machine may 
result in a more flexible abstract machine. 
Strings 
The RTL-machine inherits the limited string support of the T-machine. Character strings are stored in 
a “write once and read only” string table. Unlike the two string types of the T-machine, the RTL-
machine maps all strings upon a single string type. Strings are manipulated using RTL service 
routines. 
Strings are loaded by the following transfer: 
r[n] = call::StoreString(“foo”) 
The string “foo” is stored in the string table and the index of the string in the table is assigned to 
r[n]. Reading a string from the input is done by: 
r[n] = call::Read(STRING) 
where STRING is a symbolic integer constant that tells the RTL service routine Read() that a string 
has to be read and stored in the string table. Again, the string’s index in the table is assigned to r[n]. 
Printing a string on the output is done by: 
call::Print(r[n],STRING) 
where r[n] holds the index of the string to be printed. The call:: service routines are discussed in 
greater detail in section 0. 
5.6.2 Memory organization 
In the RTL-machine data objects are either stored in memory or in registers. Usually, the values of 
user defined variables are stored in memory, whereas the registers are used for temporary values and 
intermediate results. The RTL-machine does not support heap storage allocation [Tremblay & 
Sorenson 1985]. RTL-instructions are stored in code memory which is separated from the data 
memory discussed in this section. 
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Figure 5.5 shows the memory store of the RTL-machine. Memory cells are identified by the letter m 
and the address of the cell. Two types of memory addresses are distinguished.  
Segmented address: m<snx:dplx> 
The RTL-machine inherits the segmented memory organization [Alblas & Nijmeijer 1995] of the T-
machine: the contents of a variable x with segment number snx and displacement dplx, is represented 
by m<snx:dplx>. The segment address parts, snx and dplx, must either be specified as integer 
constants or as registers. 
Segments - also known as activation records [Tremblay & Sorenson 1985] - consist of an 
administration part and a data part. The administration part may contain the segment’s static link, 
dynamic link, return address, saved machine status, etc. The segment’s data part may contain local 
variables, temporary values or actual parameters of the segment. Segments are created and deleted 
using the service routines CreateSegment() and DeleteSegment().  
Absolute address: m[addrx] 
The segmented memory is mapped upon a linear memory space (see Figure 5.5), where memory cells 
are identified by absolute addresses. The contents of a variable x with absolute address addrx is 
represented by m[addrx].  
The following address modes are supported for an absolute address addrx: 
 • direct addressing: addrx is the actual address of a memory location. For example: m[27] or 
m[a], where a is the address of variable a. Direct addressing is not very common in generated 
RTL-code as the T-code only supports segmented addressing.  
 • indirect addressing: addrx is a register that holds the actual address of the memory location. 
For example: m[r[21]].  
 • base addressing: the address addrx is specified by a base register and a displacement. The 
displacement may be negative. For example: m[r[21]+10] or m[r[23]-16].  
 • indexed and base addressing: the address addrx is specified by the addition of a base register 
and an index register. For example: m[r[21]+r[22]].  
m[0]
m[1]
m[2]
m<csn:0>
m<csn:1>
r[bp]
r[sp]m[r[sp]]
m[r[sp]+1]
 
Figure 5.5.  Memory organization of the RTL-machine. 
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The RTL-machine does not support auto increment or auto decrement addressing modes.  
Stack pointer and base pointer 
The segmented memory organization of the RTL-machine is also known as “dynamic storage 
allocation (stack) strategy with static and dynamic chains” or “block oriented allocation” [Tremblay & 
Sorenson 1985]. Special registers that point to certain blocks of memory (i.e. base pointers) are 
commonly used to make the addressing easier and more efficient in a dynamic storage model.  
The RTL-machine provides two such base pointers (see Figure 5.5): 
 • r[sp] - stack pointer. The stack pointer always points to the top element of the stack.  
 • r[bp] - base pointer. The base pointer always points to the first data element of the current 
segment.  
Most fetches and stores in a program come from only a few data areas (e.g. the local variables of a 
block structured programming language). The base pointer r[bp] makes it possible to address such 
local variables in the current segment by an absolute address (i.e. base pointer + displacement) instead 
of its segmented address. For example, if the current segment number is csn, and a local variable x 
has address <csn:dplx>, then 
m<csn:dplx>   and 
m[r[bp]+dplx] 
both represent the memory cell of variable x. 
Segmented address vs. absolute address 
Although the segmented memory model is convenient to express scoping in a programming language, 
the segmented addressing model is not very efficient on run-time (see chapter 3). If, on code 
generation time, a segmented address could be converted to its absolute address this would 
considerably speed up the fetching and storing of the particular memory cell. 
To illustrate the inefficiency of segmented addressing, the translation of an RTL “load from 
memory”-instruction to 8086 assembly code is discussed. Consider the following three RTL-
instructions that load the contents of a variable x into a register. 
 1) r[ax] = m[x] 
 2) r[ax] = m<snx:dplx> 
 3) r[ax] = m[r[bp]+dplx] 
The first RTL-instruction uses direct addressing to get the contents of a variable x. The second 
instruction uses the segmented address <snx:dplx> to load the contents of x. The last RTL-
instruction uses the base pointer r[bp] to load the contents of variable x that is local to the current 
segment.  
 1) direct addressing 
Translation of the transfer that uses the absolute address of x to 8086 assembly is 
straightforward: 
    mov     ax, addrx 
This instruction takes 14 clock cycles (8 for the mov instruction and 6 for the direct addressing) 
on the 8086. 
 2) segmented addressing 
The second transfer that uses segmented addressing can be implemented via the following 
sequence of 8086 assembler instructions: 
    mov     bx, snvar                ;  4 
    mov     si, WORD PTR csg[bx]    ; 17 (8+9) 
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    mov     bx, dplvar               ;  4 
    mov     ax, WORD PTR [si+bx]    ; 15 (8+7) 
                                    ; total 40 
Where csg represents the current segment group, i.e. an array of pointers to the start of the data 
parts of the segments in the current segment group [Alblas & Nijmeijer 1995]. 
The address parts snvar and dplvar are both integer constants. Loading a segmented addressed 
variable into register ax takes 40 clock cycles on the 80869. 
 3) base addressing 
The translation of the transfer that fetches the local variable, is again straightforward: 
    mov     ax, [bx+dplvar] 
This instruction takes 17 clock cycles (8 for the mov instruction and 9 for the base addressing). 
Elimination of segmented addresses 
We see that segmented addressing is not very efficient compared to direct addressing and base 
addressing. Unfortunately, due to the dynamic nature of the RTL-machine’s segmented memory 
organization, it is not possible to determine on compile time (i.e. code generation time) exactly where 
each data object will reside at run time. Hence, it is not possible to convert a segmented address to a 
direct address. 
On the other hand, the segmented addresses of local variables can safely be replaced by base 
addressing, because the base pointer r[bp] will always point to the start of the local segment’s data 
part. Consequently, to improve the loading and storing of local variables, COGGEN's code expander 
(chapter 6) scans the RTL-program for local variables and replaces their segmented addresses by base 
addresses. 
5.6.3 Register Specification 
Registers are used for temporary values and intermediate results: the operands of all RTL-operations 
are registers. The RTL-machine supports three types of registers.  
Reserved RTL-registers 
The RTL-machine provides three reserved registers: 
 • r[sp] - stack pointer  
 • r[bp] - base pointer 
 • r[flags] - flag register 
The memory pointers r[sp] and r[bp] have been discussed earlier in this chapter. The flag register 
is used in the test of conditional branches. For example, the register transfer 
if r[flags] == 0 then goto Lexit 
jumps to Lexit if the r[flags] is equal to zero. 
Although the three reserved registers give a more realistic and practical view of the RTL-
machine, they also impose certain restrictions on the set of target architectures: machines that do not 
support one or more of the reserved registers may be more difficult to target.  
                                                     
9. In the translation of the RTL instructions, cells on the 8086 are assumed to be 16-bits long. Consequently, 
the dpl value can be used as the displacement value when using base addressing. Unfortunately, the 8086 
has 8-bit memory cells, and thus a RTL memory cell is represented by two 8086 memory cells. Instead of 
using dplx as an index, the value 2*dplx should be used as displacement when using base addressing. 
Naturally, this multiplication can be done on code generation time. 
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Target registers 
The set of target registers are the hardware registers of a particular target machine. Some machines 
include instructions that implicitly use one or more static hardware registers. For example, on the 
8086, the multiplication instruction implicitly uses the ax and dx register to store the result. The 
instruction 
imul    bx 
multiplicates ax with bx and stores the high order word of the result in dx and the low order word in 
ax. Instead of making the register assigner responsible for such target specific register assignments, it 
is easier to make sure that the code expander only generates RTL-code that already uses the correct 
static registers.  
For example, instead of generating the following general multiplication transfer for the 8086 
r[21] = r[21] * r[22] 
the code expander may relieve the register assigner of the machine dependent assignment of the 
multiplication operands by generating the following sequence of register transfers: 
r[ax] = r[21] 
r[ax] = call::MultLow(r[ax],r[22]) ; r[dx] = call::MultHigh(r[ax],r[22]) 
r[21] = r[ax] 
The second RTL-instruction specifies that the result of the multiplication ends up in r[ax] and 
r[dx]. Only the low order word is kept in r[21]. 
Naturally, if the RTL-language is to be used as a machine independent intermediate language, 
the set of target registers should be removed from the language.  
Pseudo registers 
W.L. van der Poel [1968] already noted that computers ought to have 0 (post-fix), 1 (one-address) or 
an infinite number of registers. As most target machines nowadays have more than one registers (e.g. 8 
or 16), it seemed suitable to provide the RTL-machine with an infinite set of registers: pseudo 
registers. Pseudo registers are identified by a positive register number, for example, r[27] specifies 
the contents of register 27. 
COGGEN’s expander (chapter 6)uses the infinite supply of pseudo registers to simulate the T-
machine’s stack. COGGEN’s assigner (chapter 7) is responsible for mapping the pseudo registers upon 
the physical registers of the target machine. 
5.6.4 Instruction set 
A single RTL-instruction consists of one or more register transfers. Several register transfers are 
combined into a single RTL-instruction using the combining operator ‘;’. Every RTL-instruction in a 
RTL-program corresponds with at least one assembler instruction of the target machine.  
Combining operator ‘;’ 
A single register transfer may use an infinite number of values but may only set a single object. Most 
machine operations are fairly simple and only set one register, so a single register transfer is sufficient. 
However, certain operations that set more than one register transfer cannot be described in a single 
transfer. For this reason, the combining operator ‘;’ is introduced. With this operator, a set of register 
transfers can be combined into a list of transfers to form a single RTL-instruction: 
rt1;rt2;rt3;...;rtn 
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Example 
As an example, consider the popping of a value from the stack to a register. The effect of a pop is that 
the value on top of the stack is moved to the register and the stack pointer is changed to point to the 
new top element. In C this pop can be represented by a single statement: 
r[n] = m[r[sp]++] ; 
The current RTL-definition does not allow auto increment operators, so the effect of a pop is 
represented by two register transfers: 
r[n] = m[r[sp]] ; r[sp] = r[sp]+1 
Dead register transfers 
Although the register transfers rti are strongly interconnected and may not be separated from each 
other, COGGEN’s optimizer may remove dead register transfers rti from a RTL-instruction. Dead 
register transfers are transfers that set a register r[n] whose value is not used after the transfer. 
A RTL service routine may never be removed from a RTL-program. Even if the service routine 
only sets registers that are dead, the service may have valuable side effects (e.g. I/O, segment 
creation). 
Immediate load 
Only registers can be loaded with a constant value. For example, the transfer 
r[27] = 465 
loads the constant value 465 into pseudo register 27. Loading memory cells requires two transfers: 
r[27]  = 465 
m<3:1> = r[27] 
Data movement 
The ‘pure’ data movement transfers are the transfers that copy data between two locations. Data can be 
copied between two registers, from a register to a memory location and from a memory location to a 
register. Data transfers between two memory cells are prohibited. 
Examples 
r[21]  = r[ax] 
m<3:5> = r[91] 
r[27]  = m[1013] 
Operations 
An operation register transfer consist of a destination, an operator and one or two operands. Operators 
only work on registers and store the result of the operation in a register. The unary operators are prefix 
operators, whereas the binary operators are infix operators. Since the 8086 was the first architecture to 
be targeted by the COGGEN system, the current RTL-machine is a two address machine: the 
destination operand is also one of the source operands. Summarizing, the following transfer formats 
are allowed for operation register transfers: 
r[n] = op r[n]         ; unary operator 
r[n] = r[n] op r[m]    ; binary operator 
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The unary and binary operators are borrowed from the programming language C. This has the 
following advantages: 
 • A RTL-program is easily translated to a C++ program (rtl2cpp); 
 • As the programming language C is well known, the meaning of the operators will be clear. 
Other target architectures 
Defining the RTL-machine as a two-address machine seems to limit the set of target register 
architectures: 
 • one-address target machines. Two-address RTL-code is not easily mapped upon an one-address 
target machine. Furthermore, optimizing two-address RTL-code is not very useful when the 
target machine is an one-address machine. 
 • three-address target machines. Although two-address RTL-code is easily translated to three-
address code, the two-address RTL-code is not very efficient for three-address machines. 
Fortunately, if the target machine is a three-address machine, COGGEN’s optimizer may merge 
load instructions and two-address transfers into three-address register transfers that are legal for 
the particular three-address target machines. 
From the user’s (i.e. compiler builder) point of view, the RTL-machine should be as general and 
orthogonal as possible, which would make a three-address RTL-machine a logical choice. Portability 
concerns, on the other hand, demand an one-address RTL-machine to enlarge the set of target 
architectures. Naturally, the two-address compromise is driven by COGGEN’s first target machine. 
Unary operations 
An unary operation is a register transfer where the right hand side consists of an unary operator and an 
operand. The destination and operand are the same register. The RTL-machine distinguishes the 
following unary operators: 
 - negation: the operand is treated as a signed integer. 
 ! logical not: the operand is treated as a signed integer, representing a boolean. If the operand is 
zero (0), the result of the operation is one (1), whereas the operand is non-zero, the result of the 
operation is zero (0). 
 ~ bitwise not (or one’s complement): the operand is treated as a bitstring; each 1-bit in the string 
is converted into a 0-bit and vice versa.  
Binary operations 
The binary operation is a register transfer where the right hand side consists of two register operands 
and a binary operator. The destination and the first operand are the same register. An exception to the 
two address rule is the register transfer where the destination register is r[flags], the flag register. 
The following binary operations are supported by the RTL-machine: 
 • arithmetic operators - the operands are treated as signed integers, the result is also a signed 
integer:  
 + addition 
 - subtraction 
 * multiplication 
 / division 
 % remainder. 
 • relational operators - the operands are treated as signed integers, the result is a boolean value:  
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 == equal 
 != not equal 
 < less than 
 <= less than or equal 
 >= greater than or equal 
 > greater than 
 • logical operators - the operands are treated as boolean values, the result is also a boolean value: 
 && logical and 
 || logical or 
 • bitwise operators - at least one of the operands is treated as a sequence of bits: 
 & bitwise and 
 | bitwise or 
 ^ bitwise xor 
 << shift left 
 >> shift right 
Branching 
Normally, RTL-instructions are executed in the order as they appear in a RTL-program. The flow of 
control can be altered by branch instructions or subroutine calls (see next section). In the work of 
D&F, assignments to the program counter pc are used to represent branches. The RTL-machine uses 
an explicit goto syntax. 
 • unconditional jump:  
  goto label 
Transfer is controlled to the RTL-instruction that is labeled with label. 
 • conditional jump:  
  if condition then goto label 
If condition evaluates to true (non-zero), the program branches to the RTL-instruction 
labeled with label. Although the RTL-grammar specifies that the condition may be any 
relational operation involving a register and an integer, the current version of the RTL-machine 
only allows equality and non-equality tests of the flag register and zero (0). 
  if r[flags] != 0 then goto label     ; ijift - if true then jump 
  if r[flags] == 0 then goto label     ; ijiff - if false then jump 
Subroutines 
The implementation of subroutines in the RTL-machine mirrors the limited support for subroutines in 
the T-machine. The T-code instruction  
icall label 
corresponds with the register transfer 
rcall label 
that saves the current program counter in the allocation record of the current segment and transfers 
control to the subroutine identified by label. 
The instruction 
ireturn 
corresponds with the register transfer 
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rreturn 
The transfer retrieves the return address from the allocation record of the current segment and resumes 
execution at this address. 
Arguments 
The arguments of a subroutine are passed on the run-time stack of the RTL-machine. The RTL-
register r[sp] always points to the top of the stack. The stack grows from higher memory addresses 
to lower addresses. Pushing a register r[n] onto the stack is achieved by the following RTL-
instruction: 
r[sp] = r[sp]-1 ; m[r[sp]] = r[n] 
Popping the top value of the stack from the stack to register r[n] is specified by: 
r[n] = m[r[sp]] ; r[sp] = r[sp]+1 
Service routines 
Not all useful program behavior can solely be represented by register transfers. RTL-instructions that 
have side effects (e.g. I/O instructions) are implemented as service routines. COGGEN’s optimizer is 
only interested in 
 • the values set by the service routine; and 
 • the values used by the service routine. 
The RTL-machine distinguishes two general forms of service routines 
call  ::  name (  [ param_list ] )  
reg_cell =  call  ::  name (  [ param_list ] )  
The terminals call  and :: 10 identify a service routine and the nonterminal name specifies the 
name of the service routine. The (optional) parameters - which are either registers, integer constants or 
string denotations - in param_list specify the values that the routine uses. The second form of 
service routine transfers sets a single register cell.  
For example, the instruction  
call::Print(r[22],INT) 
prints the contents of pseudo register 22 as an integer on the output. The RTL-instruction 
r[21] = call::Read(INT) 
reads an integer from the input and stores its 16-bit representation into pseudo register 21.  
Sometimes, the destination register that receives the result value of a subroutine is a reserved or 
target register. For example, the following transfer which creates a new segment 
r[bp] = call::CreateSegment(level,length) 
sets the RTL-register r[bp]. The destination register is an important part of the service routine as the 
register is explicitly set by the service routine. Such a destination register may not be replaced by some 
other register. 
                                                     
10. The colon notation “::” has been borrowed from C++ [Ellis & Stroustrup 1990] and simplifies rtl2cpp, 
the program that translates RTL-code to C++. 
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Built-in service routines 
The RTL-machine includes a small set of built-in service routines to implement some of the T-
machine features. 
call::Nop() 
No operation. This instruction does nothing. Most of the times this instruction serves as a placeholder for 
a label. 
r[bp] = call::CreateSegment(level, length) 
Create a new segment. The operand level specifies the new segment’s level whereas the operand 
length represents the length of the segment’s data part. An operand may either be a register or an 
integer constant. 
r[bp] = call::DeleteSegment() 
Delete the current segment. 
r[n] = call::StoreString(string) 
Store a string. The string (enclosed in quotes) is stored in the RTL-machine’s string table. The index 
of the string is returned and stored in r[n], which may be any register. 
r[n] = call::Read(type) 
This instruction reads a value from the standard input. The type of the value is specified by a symbolic 
integer constant: INT, CHAR, BOOL or STRING. The 16-bit representation is stored in r[n], which may 
be any register. 
call::Print(r[n], type) 
Print the contents of register r[n] on the standard output. The symbolic integer constant type specifies 
the value’s type: INT, CHAR, BOOL or STRING. 
call::PrintPage(n) 
Print n page breaks to the standard output. 
call::PrintLine(n) 
Print n line breaks to the standard output. 
call::PrintSpace(n) 
Print n spaces to the standard output. 
call::Exit() 
Stops the program and exits to the operating system. 
User defined services 
The TCGS system allows compiler designers to add new T-code instructions to the T-machine. 
Similarly, the service routine mechanism can be used to add new instructions to the RTL-machine. 
When adding new services to the RTL-machine, the user (i.e. compiler builder) should ensure that the 
following requirements are met: 
 • The new RTL-instruction should specify all registers that are used and all registers that are set 
by the new instruction. 
 • The machine descriptions of the target machines should include a translation of the new RTL-
instruction to assembler code. 
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More than one target register 
Service routines that set more than one register should be specified as a list of registers using the 
combining operator. For example, a smart service routine for division might return both the quotient 
and the remainder after a division operation: 
r[ax] = call::Quotient(r[n],r[m]) ; r[bx] = call::Remainder(r[n],r[m]) 
COGGEN’s code generator should ensure that this RTL-instruction is mapped upon a sequence of 
assembler instructions that set r[ax] and r[bx] to the correct values. 
Non-orthogonal instructions 
In section 0, target machine registers were introduced to specify non-orthogonal operations such as 
multiplication on the 8086. Instead of using machine-dependent target registers, non-orthogonal 
operations could also be implemented as service routines. For example, the register transfer 
r[n] = call::Multiply(r[n],r[m]) 
could be used as an orthogonal two-address multiplication instruction. A disadvantage of this approach 
that COGGEN’s optimizer cannot use the algebraic properties (e.g. commutative property) of integer 
multiplication. 
Example: TINY PASCAL 
When developing a compiler for TINY PASCAL (see appendix E), a subset of PASCAL, some additional 
T-code instructions were needed and hence some additional RTL-instructions had to be introduced as 
well: 
r[n] = call::RealAddr(sn,dpl) 
Calculates the absolute address of the memory location m<sn:dpl> and stores this address in r[n]. 
Note that after the execution of the RTL-instruction 
  r[addrx] = call::RealAddr(snx,dplx) 
the notation m<snx:dplx> might be replaced by m[r[addrx]]. 
r[sp] = call::StoreArgs(n) 
Pop the n topmost elements from the stack and move these arguments to the beginning of the current 
segment.  
r[n] = call::Pred(reg, minlimit) 
Return the predecessor value of a register. The integer minlimit represents the minimum of legal 
values for r[n].  
r[n] = call::Succ(reg, maxlimit) 
Return the successor value of a register. The integer maxlimit represents the maximum of legal values 
for r[n]. 
5.7 rtl2cpp: simulation of the RTL-machine 
The rtl2cpp11 module acts as a simulator for the RTL-machine. The rtl2cpp module is part of 
the COGGEN system: every RTL-representation of the original source program can be translated to an 
equivalent C++ program. 
The rtl2cpp translator has two important benefits: 
                                                     
11. rtl2cpp stands for “rtl to C++”. 
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 • Debugging aid. An implementation of the RTL-machine is crucial when testing the output 
(RTL-code) of the several optimization phases in the COGGEN system.  
 • Portability. The programming language C++ [Ellis & Stroustrup 1990] is a highly portable 
language. Consequently, with the rtl2cpp module it is possible to run RTL-code on every 
architecture X even if the code generation part of the COGGEN system has not yet been ported to 
machine X. 
Figure 5.6 shows an overview of the organization of the rtl2cpp translator. The complete RTL-
program is translated to a C++ program. The C++ program is compiled and linked to the runtime 
routines (e.g. memory management, RTL service routines) of the RTL-machine to build an executable.  
5.7.1 Implementation of rtl2cpp 
The operator overloading facilities and reference mechanism of C++ make it fairly easy to represent a 
RTL-program by C++ assignments. Many RTL-instructions are nearly identical to their 
implementation in C++. For example, the RTL-instruction  
m<2:3> = r[57] 
is translated to the following C++ statement 
m(2,3) = r[57] ; 
where m(2,3) returns a reference to a memory cell which gets assigned the value of r[57]. 
The RTL-machine’s memory and register cells are represented by 16-bit words in the C++ program. 
RTL’s combining operator ‘;’ acts as C++’s statement terminator. All register transfers that include 
operators do not need any translation as the RTL-machine’s operators are borrowed from C. 
The RTL conditional jump 
RTL-code
executable
C++ code
object code
run-time
routines
rtl2cpp
C++ compiler
linker
 
Figure 5.6.  Organization of the rtl2cpp translator. 
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pc = if condition then label  
is translated to the C++ statement 
if (condition) goto label ; 
The various RTL service routines are implemented as static members of a C++ class call; hence the 
C++ scope notation “::”. Consequently, the RTL service call is identical to its C++ translation. 
Subroutines 
RTL’s subroutine mechanism is more difficult to map upon corresponding C++ code. Because there is 
no such notion of a “program counter” in C++, storing the return address in the activation record of the 
current segment - as the RTL-machine dictates - is not possible. Instead, rtl2cpp uses the 
setjmp/longjmp mechanism, available in the Standard C library [Schildt 1993]. The function 
setjmp saves the context of the caller, whereas the function longjmp restores the context of the 
caller. 
rtl2snobol 
Instead of using C++ as the target language for the RTL-machine simulator, the author first considered 
the programming language SNOBOL4 [Griswold et al. 1971]. SNOBOL4’s associative programming 
features, its algebraic power and its extensive string support would have made SNOBOL4 an excellent 
vehicle for the simulation of the complete RTL-machine, including RTL’s subroutine mechanism. 
The current popularity of the programming language C++ compared to SNOBOL4’s 
awkwardness and obscurity turned the scale. 
5.8 Concluding Remarks 
5.8.1 RTL vs. C-code 
Essentially, the RTL-language is just a aggregation of the ISP-notation and the programming language 
C. Instead of defining a new language, the author was tempted to follow Holub’s [1990] approach to 
use a subset of the programming language C to serve as intermediate representation. The programming 
language C can be regarded as a high level assembly language. C provides a minimal model of ‘the 
computer’ that has evolved over 30 years. Stepanov [Stevens 1995] about the secret of C’s portability: 
“It is the best representation of an abstract computer we have. The abstraction is done over the set of 
real computers, not some imaginary computational devices.” 
Holub [1990] uses C-code, a subset of C, as the intermediate language in his compiler model. C-
code is really more of an assembly language than a true intermediate language. One of the main 
advantages of C-code is that any C compiler and additional debugging tools can be used to investigate 
the output from the front end. Holub claims that the translation of C-code to assembly language is very 
straightforward. Clearly, C-code is a convenient language for C compilers. However, it is uncertain, 
how it behaves in combination with other source languages.  
The source language dependency of the C-code and the fact that too much deviation from 
D&F’s organization did not seem very wise, have been the main arguments against the utilization of 
C-code as intermediate representation in COGGEN. 
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5.8.2 Internal representation of RTL-code 
Although register transfers are depicted in this thesis as infix three address code, internally, a more 
efficient representation is used. In the COGGEN system, register transfers are represented by 
expression trees, using common syntax tree techniques [Aho et al. 1986]. Figure 5.7 shows the tree 
representation of a sample register transfer. 
5.8.3 Discussion 
In the beginning of this chapter some objectives of the RTL-language have been stated to justify the 
formal definition of the language. Below these objectives are reconsidered with respect to the current 
and future usefulness of the RTL-language in the COGGEN system. 
 • RTL-language as intermediate representation. If the RTL-language has to be used as interface 
between the front end and the back end of a compiler, both the syntax and the semantics of the 
RTL-language should surely be made more general and less ambiguous. Currently the RTL-
notation is used in the back end only, which makes it impossible to guess how the RTL-
language - as output of a compiler’s front end - would compare to the traditional T-code. 
 • RTL-language in the optimizer. In the work of D&F, the register transfer notation is only used 
to describe the effect of a register transfer. Now that we have defined a formal model of the 
RTL-language, the optimizer has more opportunities to optimize the RTL-fragments. As the 
optimizer has not yet been implemented thoroughly, it is impossible to judge the usefulness of 
RTL’s formal definition. 
 • RTL-language as basis for machine descriptions. Being an intersection language, ideally, the 
RTL-language would define a set of register transfers that are legal for all possible target 
machines. As a result, the machine descriptions of the various target machines should at least 
describe the mapping of the RTL-language to assembler code. This should give the machine 
descriptions more or less the same structure (unlike D&F’s machine descriptions). Currently, 
only the machine description of Intel’s 8086 microprocessor has been developed, so again it is 
not possible to estimate the effect of the RTL-language on the appearance of the machine 
descriptions. 
When using the RTL-language as intermediate representation, a formal definition of RTL is important. 
The formal machine model is the framework for reasoning about optimizations of RTL-programs. In 
that light, it is remarkable that D&F could get away with an informal definition only.  
However, although a formal definition of the RTL-language holds several promises, the 
practical usefulness of the formal model will be uncertain until the COGGEN project is moved to other 
=
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Figure 5.7.  Tree representation of the register transfer 
r[bp] = call::CreateSegment(r[27],16) 
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architectures and/or the RTL-language is used as intermediate representation between the front end 
and the back end.  
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6. EXPANDER 
In this chapter, COGGEN’s code expander is discussed. After introducing the expander in section 6.1, 
section 6.2 discusses the expansion of single, isolated T-code instructions. Basic blocks of consecutive 
T-code instructions are discussed in section 6.3. The chapter is concluded in section 6.4 with a pseudo 
algorithm of the expander and a description of the output generated by the expander. 
6.1 Introduction 
The expander is COGGEN’s module that translates T-code produced by the front end of a TCGS 
compiler into RTL-code. RTL-code is the means of intermediate representation in all COGGEN 
modules. Figure 6.1 shows an overview of the expander.  
Traditionally, code generators had to perform much case analysis and the quality of the final code 
highly depended on the design and implementation of the code expander. However, for the code 
expander in COGGEN, an efficient design is not so important: the optimizing phases in (future versions 
of) COGGEN will try to correct inefficiencies, turning poor code into good code.  
 The expander developed for COGGEN observes most of the rules and guidelines for writing an 
expander that are presented in [Davidson 1987]. These rules and guidelines do not only simplify the 
code expander but also ensure that the CoGGen’s optimizer may convert the register transfers to high-
quality code.  
 So far COGGEN has only been used to build a code generator for the Intel 80x86 family of 
processors. Consequently, the current implementation of the expander and its discussion in this 
chapter include some 80x86 specific features.  
6.2 Expanding T-code instructions 
The expander translates each T-code instruction into a list of one or more RTL-instructions. In doing 
so, the expander mimics the macro expansion algorithm of GUMP. However, instead of generating 
assembler code for a physical target machine, the expander translates T-code to register transfers for 
the virtual RTL-machine.  
 Gump translates a single T-code instruction to the most efficient sequence of assembler 
instructions for the target machine. Although the expander also (macro) expands T-code instructions, 
the efficiency of the RTL-code is not important: the expander totally relies on the optimizing phases 
T-code
RTL-code
expander
 
Figure 6.1.  Overview of the expander. 
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that try to improve the RTL-code. Consequently, the expander may even generate sequences of RTL-
instructions that appear to be inefficient locally, but give the optimizer the opportunity to optimize a 
more global fragment of RTL-code. 
 Because the RTL-language contains some parts that depend on the target machine (e.g. the 
target registers), the expander itself is machine-dependent as well. By defining a formal model for the 
RTL-language we have tried to minimize the machine-dependence as much as possible, but it is 
uncertain whether the current definition of the RTL-language is general enough that it can be used on 
other platforms than Intel’s 80x86 family of processors. Ideally, all COGGEN generated code 
generators would share the same code expander. This is different from the work of D&F; their code 
expanders and transducers are tightly coupled.  
6.2.1 Simulating the T-machine’s stack 
The expander simulates the T-machine’s stack in the infinite set of pseudo registers of the RTL-
machine. The expander maintains a stack of pseudo registers that correspond with the values on the 
T-machine’s stack.  
Example 
Consider the following PASCAL statement 
a := 2 + 3 ; 
The TCGS front end might translate this statement to the following sequence of T-code instructions: 
ildint 2 
ildint 3 
iadd 
istvar sna dpla 
The expander on its turn could translate the T-code to the following sequence of RTL-instructions: 
After loading the two constants, the T-code stack is represented by the pseudo registers r[21] and 
r[22]. The instruction iadd is expanded to a two-address addition instruction that adds r[21] and 
r[22] and keeps the result in r[21]. The store instruction istvar loads the value in the “top-
register” (r[21]) into m<sna:dpla>. 
6.2.2 Two address operations 
Although correct, the expansion of iadd in the example is not the most optimal solution. Three 
address RTL-code is the most natural way to expand binary instructions: 
r[z] = r[x] op r[y] 
which keeps the register r[x] and r[y] unchanged (if x and y are not equal to z) and stores the 
result in r[z]. However, as the RTL-machine is a two-address machine, binary instructions are 
represented as: 
r[x] = r[x] op r[y] 
 T-code instr register stack 
  - 
r[21] = 2 ; ildint 2 r[21] 
r[22] = 3 ; ildint 3 r[21] r[22] 
r[21] = r[21] + r[22] ; iadd r[21] 
m<sna:dpla> = r[21] ; istvar sna dpla - 
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where the destination’s original value gets overwritten by the result of the operation. If later in the 
RTL-program the original value of r[x] is needed (r[x]old), this value has to be reloaded (or 
recalculated). 
 Only by looking ahead in the instruction stream, the expander can determine the registers that 
can be destroyed by a two-address operator. Naturally, this would complicate the expander. Therefore, 
instead of looking ahead in the instruction stream, the expander assumes that all temporary values 
(like r[x]old) may be needed later in the program. All intermediate results are saved. Later phases in 
the optimizer determine which intermediate pseudo registers are not longer needed and can be 
destroyed.  
Thus the expander expands the iadd instruction of the example to the following sequence of RTL-
instructions: 
r[23] = r[21]           ; save r[21]old 
r[21] = r[21] + r[22]   ; actual addition 
Consequently, when translating unary T-code instructions, the expander saves the destination register 
as well. For example, when the register r[24] is the current top-register, the instruction ineg is 
expanded to  
r[25] = r[24]           ; save r[24]old 
r[24] = -r[24]          ; actual negation 
6.2.3 Local memory references 
The segmented addresses of memory variables in the T-machine are translated to their counterpart 
<sn:dpl> in the RTL-machine. For example, the T-code instruction 
ildvar sn dpl 
that loads the contents of memory location <sn:dpl> on the stack is expanded to 
r[n] = m<sn:dpl> 
where r[n] is the new pseudo register that represents the top of the T-code stack. 
Local variables 
The base pointer r[bp] has been added to the RTL-language to reference local variables more 
efficiently using base addressing (m[r[bp]+dpl]) instead of expensive segmented addressing 
(m<sn:dpl>). See section 5.6.2 for a comparison. 
 In order to utilize the base addressing scheme, the expander scans the T-code program trying 
to find references to local variables: the variables whose segment number equals the current segment 
number at the point in the program where the variable is referenced. Only two T-code instructions 
alter the current segment: icrseg and idlseg number. After the instruction 
icrseg level length  
(where level and length are integer constants) the current segment number will be equal to 
level. It is not possible to determine the current segment number after the instruction  
idlseg 
at compile time, because the new current segment will be the one that created the segment that is 
deleted by idlseg. 
The idea behind the algorithm that identifies local variables is straightforward: 
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 • Attach to each T-code instruction an attribute csn that holds the current segment for the T-code 
instruction. Initialize the csn for all instructions to “undefined”. 
 • Scan the program for the instructions icrseg and idlseg.  
 • If the T-code instruction is  
  icrseg level length 
than the csn of all T-code instructions after this instruction up to the next change of csn 
(i.e. icrseg or idlseg) get the value of level. 
 • If the T-code instruction is  
  idlseg  
than the csn of all T-code instructions after this instruction up to the next change of csn 
(i.e. icrseg or idlseg) are set to “unknown”. 
In practice, the algorithm is slightly more complicated because branches have to be taken into 
consideration. The basic idea remains the same though.  
 After the algorithm, the csn of each T-code instructions is either “undefined”, “unknown” or 
holds the actual current segment number.  
Expanding local memory references 
The expander uses the csn attribute when expanding T-code instructions that reference memory 
locations. For example, consider the instruction  
ildvar sn dpl  
If sn is equal to the instruction’s csn, the instruction is expanded to: 
r[n] = m[r[bp]+dpl] 
where r[n] is the new pseudo register that represents the top of the T-stack. 
 The reader may be surprised to find a discussion on local variables in this chapter, whereas in 
section 6.1 the author stated that the expander relies on the optimizer to improve the program. 
However, as it is easier to scan the T-code program for references to local variables than in the RTL-
program, this optimization has been placed in the expander. Ideally, the front end, which is able to 
differentiate between local and non-local variables, should emit base or segmented addresses. 
6.2.4 Target registers 
Besides the reserved registers and pseudo registers, the RTL-language includes the complete register 
set of the target machine. These target registers are useful when expanding T-code instructions that do 
not have an orthogonal counterpart on the target machine. For example, certain machines use special 
registers for special purposes (e.g. indexing, base addressing) or include non-orthogonal instructions 
(e.g. multiplication on the 8086). 
 The knowledge about these machine peculiarities is easily introduced in the expander: instead 
of using pseudo registers, the expander uses target registers when expanding T-code instructions. 
Example 
The non-orthogonal signed multiplication instruction imul on the 8086 implicitly uses the registers 
ax and dx: 
imul   op2 
The instruction uses ax as the first operand. The high-order result of the multiplication is stored in dx 
and the low-order result ends up in ax.  
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 The expander may use this information when expanding the T-code instruction for 
multiplication (i.e. imult) when targeting the 8086 machine. Suppose the T-code stack is represented 
by r[21] and r[22], than imult might be translated to the following RTL-code: 
r[ax] = r[21] 
r[ax] = call::MultLow(r[ax],r[22]) ; r[dx] = call::MultHigh(r[ax],r[22]) 
r[23] = r[ax] 
The (user defined) service routine MultLow() returns the low-order part of the 32-bit result of 
r[ax]*r[22] in r[ax]. The routine MultHigh() stores the high-order part of the multiplication 
into r[dx]. Although the high-order result of a multiplication is never used in T-code programs, the 
MultHigh() transfer is important for the optimizer as it specifies that the RTL-instruction sets both 
r[ax] and r[dx]. The transducer will translate the MultLow()/MultHigh()-instruction to the 
following 8086 assembler instruction: 
imul    reg 
where reg is the target register to which r[22] is assigned by the register assigner (see chapter 7). 
 The (only) advantage of using target registers is that the knowledge of target machine 
characteristics is concentrated in the expander. Obviously, when using RTL-language instructions 
without target registers, this information on the target machine has to be moved to the assigner. 
 Aside from the fact that the target registers introduce machine dependency into the expander, 
they limit the possibilities to perform optimizations based on mathematical identities. In the 
multiplication example, the optimizer cannot know that the MultLow()/MultHigh()-instruction 
corresponds with integer multiplication. 
 As the disadvantages outweigh the advantage, the expander should use as few target registers 
as possible. Furthermore, if feasible, the expander should generate orthogonal RTL-instructions only.  
Responsibility to runtime system 
Wulf [1981] notes that, “to simplify compilers, computer architectures should offer precisely one way 
to do something, or all ways should be possible”. So, in the current implementation of the code 
generator system for the 8086 the non-orthogonal instructions of the 8086 are not used. Instead, the 
transducer generates a call to a macro that implements the orthogonal service. Consequently, the 
expander can safely generate the standard orthogonal RTL-operations for the multiplication and 
division instructions. The macro that implements the orthogonal operations is only acceptable if the 
overhead of making an operation orthogonal is small compared to the total cost of the original non-
orthogonal assembler instruction. For the multiplication and division instructions on the 8086 this is 
the case. 
Example 
Instead of using target registers, the expander currently expands the imult instruction to 
r[23] = r[21]            ; save r[21]old 
r[21] = r[21] * r[22]    ; actual multiplication 
The register assigner might map r[21] to r[cx] and r[22] to r[di] in which case the 
multiplication becomes 
r[cx] = r[cx] * r[di] 
The transducer translates this RTL-instruction to  
xIMUL   cx, di 
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where xIMUL is the macro that implements the orthogonal multiplication operation for the 8086. 
Indirect addressing 
On the 8086, only four registers can be used for indirect addressing: bx, bp, si and di. Since the 
base pointer r[bp] is a reserved register in the RTL-language, only bx, si and di may safely be 
used as indirect registers. To simplify the assigner, the author has chosen to reserve the register bx for 
indirect and base addressing. The code expander generates RTL-instructions that use register bx for 
two T-code instructions: iload and istore. This register bx is the only 8086 machine register 
used by the expander, though. 
 Future implementations of the assigner may use more information of the target machine’s 
register set. At that time, the expander will use the pseudo registers for indirect addressing instead of 
the target register bx. 
6.3 Basic Blocks 
The previous section shows, that as long as a T-code uses the T-machine stack only, the expansion of 
the instructions to RTL-code is straightforward. Instructions that change the flow of control - the 
branch instructions - cause more problems: not longer can the T-machine’s stack be simulated by a 
single stack of registers. This section discusses the partition of the T-code program into basic blocks 
interconnected by branch instructions, and the communication problems between basic blocks in RTL-
code.  
 A basic block [Aho et al. 1986] is a sequence of consecutive statements in which flow of 
control enters at the beginning and leaves at the end and that contains no branches except at the very 
end. Every program can be represented as a set of basic blocks, interconnected by branch instructions.  
 Basic blocks are easiest to identify by the first instruction of the block; then each block just 
continues until the start of the next one or the end of the program. The first instruction of a basic block 
is called its leader. We distinguish two types of leaders: 
 • labeled leaders: the instruction is either a target of a conditional or unconditional jump or is the 
entry point of a subroutine. 
 • anonymous leaders: all leaders that are not labeled leaders are called anonymous leaders. 
Anonymous leaders are non labeled instructions that immediately follow a (un) conditional 
jump or a subroutine call. If the first instruction of a program is not labeled it is the anonymous 
leader of the first basic block. 
Basic blocks whose leader is labeled are called labeled basic blocks. Basic blocks that have 
anonymous leaders are called anonymous basic blocks. 
Partition into basic blocks 
When reading a T-code program, the program is partitioned into basic blocks in such a way that each 
T-code instruction appears in exactly one basic block [Aho et al. 1986]. When reading a T-code 
program in chronological order, the following instructions identify the leaders of basic blocks and 
cause the current basic block to end: 
 • first instruction of the program. The first instruction of the program is the leader of the first 
basic block.  
 • labeled instructions are labeled leaders.  
 • unconditional jump (ijump). The target of an unconditional jump is a labeled leader. The 
instruction following the jump instruction is either a labeled or an anonymous leader. If the 
leader is anonymous, then the anonymous basic block will be marked unreachable. 
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 • conditional jump (ijiff or ijift). The target of a conditional jump is a labeled leader. The 
instruction following the jump instruction is either a labeled or an anonymous leader. 
 • subroutine call (icall). The target of a subroutine call is a labeled leader. The instruction 
following the jump instruction is either a labeled or an anonymous leader. 
 • return from subroutine (ireturn). The instruction following the return of a subroutine is 
either a labeled or an anonymous leader. If the leader is anonymous, then the anonymous basic 
block will be unreachable. 
 • the halt instruction (istop). The instruction following istop is either a labeled or an 
anonymous leader. If the leader is anonymous, then the anonymous basic block will be 
unreachable. 
6.3.2 Subroutines 
Before presenting some methods for communication between ‘general’ basic blocks, an important 
grouping of basic blocks is discussed: subroutines. A T-code subroutine is a labeled basic block that is 
called using the instruction icall. The subroutine extends to all basic blocks that are on a direct path 
from the entry basic block and to a basic block that is ended with the instruction ireturn.  
 The calling convention for subroutines in T-code is in the spirit of the stack nature of the T-
machine: the caller pushes all actual arguments on the stack and the callee consumes (i.e. pops) these 
actual arguments and leaves the result values (if any) of the subroutine on the stack. The T-machine’s 
calling convention mimics the PASCAL calling convention. 
 The RTL-machine (see chapter 5) adopts the calling convention of the T-machine. When a 
subroutine is called, the caller should push the actual arguments that are kept in (pseudo) registers on 
the stack. The callee should pop the contents of the stack to the (pseudo) registers that represent the 
formal parameters of the subroutine.  
 Subroutines start with a label. It is not possible to tell from the label only whether the label is 
the start of a subroutine or a non-subroutine label. Naturally, every label that is the target of an icall 
instruction, should be the start of a subroutine. From the entry basic block of a subroutine there should 
at least be one path to a basic block that is ended with the T-code instruction ireturn.  
6.3.3 Communication between basic blocks 
Aho et al. [1986]: “it is not possible to assume, without extra effort, that an object by a basic block 
appears in the same register no matter how control reached that block”. D&F do not mention the issues 
concerning the communication between basic blocks. 
 In T-code, the stack serves as a means of (anonymous) communication between basic blocks. 
If a basic block Bj needs n objects on the stack, all predecessor basic blocks Bi should leave (at least) 
n objects live on the stack. In RTL-code, objects between basic blocks are passed through pseudo 
registers. If a basic block Bj needs n registers r[i1] .. r[in] (corresponding with n objects on the 
T-machine stack) the registers of r[i1] .. r[in] should get initialized with the values of the (pseudo) 
registers that simulate the stack on entry of the basic block.  
entry stack & exit stack 
To ensure the communication between basic blocks, COGGEN’s code expander associates two stacks 
of pseudo registers with each basic block. The entry stack is the stack of registers that represent the 
T-code stack on entry of the basic block. Similarly, the exit stack is the stack of registers that represent 
the T-code stack on exit of the basic block.  
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Example 
Consider the following basic block of T-code instructions. 
ildint  1 
iadd 
icopy 
The basic block may be expanded to the following sequence of RTL-instructions: 
                                       simulated          entry  
                                         stack:           stack 
r[21] = 1               ; ildint  1      r[21]            - 
r[23] = r[22]           ; iadd           r[22] r[21]      r[22] 
r[22] = r[22] + r[21]   ;                r[22]            r[22] 
r[24] = r[22]           ; icopy          r[22] r[24]      r[22] 
The expansion of ildint 1 is straightforward. The T-code stack is now simulated by r[21]. The 
instruction iadd needs two arguments from the stack, but the basic block only knows of r[21]. The 
expander concludes that the basic block consumes a value from the stack that is left there by a 
preceding basic block. A pseudo register is allocated: r[22]. The instruction iadd is then normally 
expanded. Then the icopy instruction is expanded. At the end of this basic block the T-stack is 
represented by the registers r[22] and r[24]. All (direct) successors of this basic block that 
consume the stack should use the values in r[22] and r[24]. Concluding, the entry stack for this 
basic block is r[22], while the exit stack contains r[22] and r[24]. 
 For every basic block Bj, the expander should ensure that the entry stack of Bj get initialized 
with the values of the registers that represent the T-code stack when the basic block is entered. So after 
every preceding basic block Bi, the registers of Bi’s exit stack should be copied to the registers of the 
entry stack of Bj.  
 If there are not enough registers in the exit stack of a Bi to satisfy the needs of the entry stack 
of Bj, this simply means that Bi needs more registers on exit of the basic block. These extra registers 
are added to the entry stack of Bi.  
Before describing three possible implementations for the means of communication between 
basic blocks, an example is presented to stress the problems concerning the communication between 
basic blocks.  
Example 
The program fragment 
a = 3 + if b < c then b else c fi ; 
might be compiled to the following sequence of T-code instructions: 
bb1:    ildint      3 
        ildvar      snb dplb 
        ildvar      snc dplc 
        ilt 
        ijiff       bb3  
bb2:    ildvar      snb dplb 
        ijump       bb4 
bb3:    ildvar      snc dplc 
bb4:    iadd 
        istvar      sna dpla 
For clarification purposes, the basic block bb2 is assumed to be labeled, whereas the front end will 
probably generate an anonymous basic block.  
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Below, the expansion of the four basic blocks to RTL-code is listed. The basic blocks are 
expanded in isolation: the communication between the blocks is not yet taken in consideration. For 
each basic block the entry and exit stacks are shown as well. 
If b<c then the flow of control is bb1 → bb2 → bb4. On entry of basic block bb4, bb4’s entry 
stack registers r[26] and r[27] should get the value of r[20] (exit stack of bb1) and r[24] 
(exit stack of bb2). On the other hand, if b>=c then the flow of control is bb1 → bb3 → bb4, and 
bb4’s entry stack should get initialized with r[20] (exit stack of bb1) and r[25] (exit stack of 
bb3). 
Pseudo registers 
The nature of Davidson’s optimizer and code generator suggests that communication between basic 
blocks should be through the pseudo registers that hold the temporaries: on entry of a basic block, the 
registers that represent the entry stack of the basic blocks should be filled with the values of the exit 
stack of the preceding basic block.  
 In this scheme the preceding basic block Bi is responsible for filling the entry registers of 
basic block Bj. To implement this mechanism, extra basic blocks have to be introduced on exit of 
basic block Bi that take care of the copying of the exit stack registers of Bi to the entry stack registers 
of the successor basic block Bj. 
Example 
To illustrate this scheme, the example above is taken as a starting point. We have seen that basic block 
bb4 needs more registers than bb2 or bb3 can offer in their exit stacks. To make bb2 and bb3 
produce an extra register on exit, an extra register is added to the entry stack of bb2 or bb3. Note that 
this extra register is not used by either bb2 or bb3, but is only needed to satisfy the needs of bb4.  
After this data flow analysis, the register stacks of bb2 and bb3 are updated as follows: 
  simulated 
register stack 
bb1: ; entry stack: - - 
 r[20] = 3 r[20] 
 r[21] = m<snb:dplb> r[20] r[21] 
 r[22] = m<snc:dplc> r[20] r[21] r[22] 
 r[23] = r[21] r[20] r[21] r[22] 
 r[21] = r[21] < r[22] r[20] r[21] 
 r[flags] = r[21] r[20] r[flags] 
 if r[flags] == 0 then goto bb3 r[20] 
 ; exit stack: r[20]  
   
bb2: ; entry stack: - - 
 r[24] = m<snb:dplb> r[24] 
 goto bb4 r[24] 
 ; exit stack: r[24]  
   
bb3: ; entry stack: - - 
 r[25] = m<snc:dplc> r[25] 
 ; exit stack: r[25]  
   
bb4: ; entry stack: r[26] r[27] r[26] r[27] 
 r[28] = r[26] r[26] r[27] 
 r[26] = r[26] + r[27] r[26] 
 m<sna:dpla> = r[26] - 
 ; exit stack: -  
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Now, both bb2 and bb3 need one register on entry and fortunately bb1 also produces one register on 
exit (r[20]). The basic blocks are now interconnected through the following RTL-code (the new 
RTL-instructions are listed in bold): 
The expander introduces two basic blocks after bb1: bb1_2 and bb1_3. The basic block bb1_2 
copies the exit stack of bb1 to the entry stack of bb2 and passes control to bb2. Similarly, the basic 
block bb1_3 copies the exit stack of bb1 to the entry stack of bb3. The basic blocks bb2 and bb3 
do not need to introduce extra basic blocks as they have only one successor basic block. 
 The basic blocks bb1_2 and bb1_3 are called pseudo basic blocks: basic blocks that are 
introduced by the code expander to implement the communication between basic blocks. 
Using pseudo registers as the means of communication between the basic blocks has the following 
advantage: 
 • optimization. A global optimizer may keep temporaries in pseudo registers across basic blocks. 
The ‘pseudo register’ method also has two disadvantages: 
bb2: ; entry stack: r[29] 
 ; exit stack: r[29] r[24] 
  
bb3: ; entry stack: r[30] 
 ; exit stack: r[30] r[25] 
bb1: ; entry stack: -  
 r[20] = 3  
 r[21] = m<snb:dplb>  
 r[22] = m<snc:dplc>  
 r[23] = r[21]  
 r[21] = r[21] < r[22]  
 r[flags] = r[21]  
 if r[flags] == 0 then goto bb1_3  
 ; exit stack: r[20]  
bb1_2: ; copy ExitStack(bb1) -> EntryStack(bb2)  
 r[29] = r[20]  
 goto bb2  
bb1_3: ; copy ExitStack(bb1) -> EntryStack(bb3)  
 r[30] = r[20]  
 goto bb3  
bb2: ; entry stack: r[29]  
 r[24] = m<snb:dplb>  
 ; exit stack: r[29] r[24]  
 ; copy ExitStack(bb2) -> EntryStack(bb4)  
 r[26] = r[29]  
 r[27] = r[24]  
 goto bb4  
bb3: ; entry stack: r[30]  
 r[25] = m<snc:dplc>  
 ; exit stack: r[30] r[25]  
 ; copy ExitStack(bb3) -> EntryStack(bb4)  
 r[26] = r[30]  
 r[27] = r[25]  
bb4: ; entry stack: r[26] r[27]  
 r[28] = r[26]  
 r[26] = r[26] + r[27]  
 m<sna:dpla> = r[26]  
 ; exit stack: -  
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 • control flow analysis. Extensive flow of control analysis is needed in the expander or other 
COGGEN module to map all entry and exit stacks.  
 • difference with subroutines. Subroutine calls have to be handled differently than ‘normal’ basic 
blocks because communication between caller and callee is via the run-time stack. 
Run-time stack 
Instead of worrying about predecessor and successor basic blocks, the expander may adopt the T-
machine’s mechanism by passing the temporaries on the run-time stack. When entering a basic block, 
the entry stack is initialized by popping values to the entry registers. When leaving a basic block, the 
registers in the exit stack are popped to the run-time stack. 
Example 
The following example uses the run-time stack of the RTL-machine for the communication between 
basic blocks12. 
In the example, on exit of basic block bb1, the register r[20] is pushed to the stack. The value of the 
register is popped from the stack when needed in bb4. Naturally, it is more efficient when bb4 would 
use r[20] directly instead of retrieving r[20] via a push and pop pair. Moreover, passing 
temporaries on the stack is more expensive than passing temporaries in registers.  
 Clearly, the number of push and pop pairs is highly dependent of the number of temporaries 
passed between basic blocks. In a language like PASCAL, the sample statement above is not possible 
and the passing of temporaries between basic blocks may only be needed when functions are called in 
an expression. Expression languages like C or ALGOL68 allow language constructs as found in the 
example and will probably have more passing of temporaries. At any rate, the inefficiency is 
dependent of both the source programming language and the style of programming. 
                                                     
12. The functions Push() and Pop() are only used for illustration purpose, but do not exist in the RTL 
language. The correct RTL-code for “Push(r[n])” is 
  r[sp] = r[sp]-1 ; m[r[sp]] = r[n] 
while the RTL-code for “r[n] = Pop()” is 
  r[n] = m[r[sp]] ; r[sp] = r[sp]+1 
For details on accessing the RTL-machine’s stack see chapter 5. 
bb1: ; entry stack: -  
 <body bb1>  
 ; exit stack: r[20]  
 Push(r[20])  
 if r[flags] == 0 then goto bb3  
bb2: ; entry stack: -  
 <body bb2>  
 ; exit stack: r[24]  
 Push(r[24])  
 goto bb4  
bb3: ; entry stack: -  
 <body bb3>  
 ; exit stack: r[25]  
 Push(r[25])  
bb4: ; entry stack: r[26] r[27]  
 r[27] = Pop()  
 r[26] = Pop()  
 <body bb4>  
 ; exit stack: -  
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The run-time stack method of communication between basic blocks has the follow advantages: 
 • Clearness. The implementation of the expander, the optimizer and the assigner is simplified 
when basic blocks can be treated independent of each other. 
 • No difference with subroutine. As the arguments of subroutines and the subroutines are passed 
on RTL-machine’s stack, the communication between subroutines and non-subroutine basic 
blocks is identical. This would simplify the expander. 
The method has the following disadvantages: 
 • Inefficiency. As seen, passing a temporary on the stack costs a push and pop pair. When many 
temporaries are passed between basic blocks, this scheme may result in many unnecessary 
register spills. 
 • Difficult to optimize. A global optimizer will have a hard job finding the unnecessary spills 
caused by the pushing and popping of the pseudo registers. 
φ-assignments 
Johnson et al. [1992] uses an interesting generalization of the means of communication through 
pseudo registers. The RTL System developed by Johnson et al. [1992] translates all register transfers 
to SSA (static single assignment) form. The SSA form [Alpern et al. 1988, Cytron et al. 1989, Rosen 
et al. 1988] guarantees that every register is assigned a value exactly once.  
 Within a basic block it is easy to rename the pseudo registers so that there is only one 
assignment to each register. However, in the presence of branches between basic blocks it is not 
possible to ensure that every register is assigned a value only once because a given point in the 
program may be reached by conflicting definitions. SSA form solves this problem by introducing an 
operator - the φ-operator - that chooses distinct pseudo registers defined on different paths. The first 
basic block, reached by a set of conflicting definitions starts with a φ-assignment that merges them.  
 Each operand of φ is a pseudo register, and there is one register for each predecessor basic 
block in which the φ-assignment appears. If control reaches a basic block through the i-th 
predecessor, then the result of φ is the value of the i-th operand. Each execution of a φ-assignment 
uses only one of the operands, but which one depends on how control reached the flow node 
containing the φ-assignment. 
For example, for a basic block Bj that has the predecessor basic blocks Bx, By and Bz, the φ-
assignment 
r[n] = φ(r[x],r[y],r[z]) 
will set r[n] to r[i], where Bi is the predecessor block of Bj through which Bj is reached. 
SSA form has two important properties [Johnson et al. 1992]: 
 • SSA form makes computing data flow information easy: given a register transfer that uses a 
register, it is easy to identify the transfer that creates the register, as every register is the 
destination of exactly one register transfer. 
 • SSA forms makes thinking about optimizations easy, since the case where different definitions 
reach the same point no longer occur. 
Example 
The following code fragments use φ-assignments to connect the basic blocks of the running example.  
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Note that the code in the basic blocks themselves has not been transformed to SSA form. 
 There are two important differences between the ‘pseudo register’ method and the ‘φ-
assignment’ method of passing pseudo registers between basic blocks: 
 • Responsibility. Consider a basic block Bj that is preceded by a basic block Bi. In the ‘pseudo 
register’ method, the preceding basic block Bi is responsible for initialization of Bj’s entry 
stack, whereas in the ‘φ-assignment’ method, Bj is responsible for initialization of the registers 
in its entry stack. 
 • Pseudo basic blocks. In the ‘φ-assignment’ method, there is no need to introduce pseudo basic 
blocks that take care of the copying of registers; the φ-assignments take care of this. 
Current implementation 
The first prototype versions of the expander - implemented in AWK - used the ‘pseudo register’ 
method. The scheme turned out to be feasible, but made the expander fairly complex. When trying to 
extend the expander to allow subroutines (where arguments are passed on the stack), the complexity 
increased considerably and it turned out to be too difficult to implement. At least in AWK.  
 Moreover, the complexity of the ‘pseudo register’ method seemed to conflict with one of the 
design goals of the expander, to keep the expander as simple as possible. 
 As the first versions of COGGEN will not include (global) optimizing modules, the global 
optimizing opportunities offered by an implementation using the ‘pseudo register’ or ‘φ-assignment’ 
method will not be used. For this reason, the complexity of both methods compared to the ‘run-time 
stack’ method cannot be justified. Thus the current version of the expander - implemented in C++ - 
applies the ‘run-time stack’ method for the communication between basic blocks. Recall that, besides 
its straightforward implementation, the ‘run-time stack’ method has an important additional 
advantage: as all temporaries are passed on the stack there is no need to treat subroutine basic blocks 
or non-subroutine basic blocks differently. 
Prologue and epilogue sections 
In order to make the expander itself independent from the method of passing temporaries between 
basic blocks, the assignment of the exit stack of a basic block Bi to the entry stack of a basic block Bj 
is implemented as separate epilogue (in Bi) and prologue (in Bj) sections.  
bb1: ; entry stack: -  
 <body bb1>  
 if r[flags] == 0 then goto bb3  
 ; exit stack: r[20]  
bb2: ; entry stack: r[29]  
 r[29] = r[20]  
 <body bb2>  
 goto bb4  
 ; exit stack: r[29] r[24]  
bb3: ; entry stack: r[30]  
 r[30] = r[20]  
 <body bb3>  
 ; exit stack: r[30] r[25]  
bb4: ; entry stack: r[26] r[27]  
 r[26] = φ(r[29],r[30])  
 r[27] = φ(r[24],r[25])  
 <body bb4>  
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 In the current version of the expander, the epilogue section of a basic block simply pushes the 
exit stack while the prologue section pops its entry stack. In the ‘φ-assignment’ method, the epilogue 
section would be empty, whereas the prologue section would contain the φ-assignments.  
6.4 Algorithm 
Algorithm 6.1 presents the algorithm of the expander in a PASCAL-like programming language. 
ALGORITHM Expander ; 
 
FUNCTION ReadTCodeFile(infile: file): TCodeProgram ; 
FUNCTION PartitionBasicBlocks(tcodeprog: TCodeProgram): BasicBlockList ; 
FUNCTION Expand(tinstr: TCodeInstr ;   
                VAR entryStack, exitStack: RegisterStack): RTL_List ;  
FUNCTION BuildPrologue(entryStack: RegisterStack): RTL_List ; 
FUNCTION BuildEpilogue(exitStack: RegisterStack): RTL_List ; 
 
VAR  tcodeprog: TCodeProgram ; 
     bbList: BasicBlockList ; 
     bb: BasicBlock ; 
     rtls: RTL_List ; 
     tinstr: TCodeInstr ; 
 
BEGIN  
   tcodeprog := ReadTCodeFile(input) ; 
   bbList    := PartitionBasicBlocks(tcodeprog) ; 
   FOR EACH bb IN bbList DO 
      bb.entryStack := Empty ; 
      bb.exitStack  := Empty ; 
      bb.rtlList    := Empty ; 
 
      FOR EACH tinstr IN bb DO 
        rtls        := Expand(tinstr, bb.entryStack, bb.exitStack) ; 
        bb.rtlList  := bb.rtlList + rtls ; 
      OD ; 
 
      bb.prologue   := BuildPrologue(bb.entryStack) ; 
      bb.epilogue   := BuildEpilogue(bb.exitStack) ; 
   OD ; 
END. 
Algorithm 6.1.  Expanding a T-code program to basic blocks of RTL-code. 
The function PartitionBasicBlocks() partitions the T-code program tcodeprog into basic 
blocks. Furthermore, this function associates with each T-code instruction its current segment number.  
 The function Expand() expands a single T-code instruction to a list of RTL-instructions. As 
the T-code instruction may access the T-code stack, both the basic block’s entryStack and 
exitStack are passed to the function.  
 The function BuildPrologue() generates RTL-code to fill the entryStack registers 
with the values of a preceding basic block. Similarly, the function BuildEpilogue() generates 
RTL-code to make the values of the exitStack registers available to succeeding basic blocks. In 
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future versions of COGGEN, the expander will probably not be responsible for the building of the 
prologue and epilogue code parts. By retaining the entry stack and exit stack as means of 
communication between basic blocks, the (global) optimizer will have more opportunities to improve 
the program. 
6.4.1 Output of expander 
As seen in this chapter, apart from simply translating the T-code program to an equivalent RTL-code 
program, the expander also performs data flow analysis whose results may be used later in the code 
generator. With a .tgc file as input, the expander outputs the following information: 
Flow graph of basic blocks 
Every basic block has the following attributes: 
 • type: labeled or anonymous 
 • ended by: fall through, conditional jump, unconditional jump, subroutine call or return from 
subroutine 
 • set of predecessor basic blocks 
 • set of successor basic blocks 
 • entry stack 
 • exit stack 
 • set of pseudo registers used by this basic block 
 • RTL-code expansion of the basic block, divided into four non-overlapping parts: 
 • prologue: initialization code for the basic block ; 
 • body: expansion of the corresponding T-code basic block; 
 • epilogue: cleaning up for the basic block ; and 
 • branch part: code needed to branch to successor basic blocks 
A single RTL-instruction has the following attribute: 
 • current segment number (“undefined”, “unknown” or the actual segment number)  
Set of subroutines 
For every subroutine the following is recorded:  
 • entry basic block (a subroutine may only have one entry point); 
 • list of returning basic blocks (a subroutine may have more than one return basic blocks); 
 • the number of stack values the subroutine consumes (subroutine arguments); 
 • the number of stack values the subroutine produces (return values). 
 
78 Chapter 7  •  Assigner 
§ 7.1  •  Introduction 79 
7. ASSIGNER 
In this chapter, COGGEN’s register assigner is described. Section 7.1 introduces the concepts of the 
assigner. In section 7.2 an algorithm is given to collect the next use information of a basic block. 
Section 7.3 presents the actual assignment algorithm for a basic block and the chapter is concluded 
with Section 7.4 which discusses the assigner for the 8086. 
7.1 Introduction 
The register assigner is COGGEN’s module that maps the pseudo registers in the RTL-program upon 
the machine registers of the target machine (see Figure 7.1). Occassionally, when demand for 
hardware registers exceeds the supply, the assigner has to spill a pseudo register from a machine 
register to a memory location. This means that at a later point in the program the spilled pseudo 
register has to be reloaded. 
After register assignment, COGGEN’s transducer will translate the assigned RTL-code to assembler 
code (see chapter 8). 
 The assigner assumes that there is a (limited) set of identical general purpose registers on the 
target machine and that all RTL-operands fit into a single register or memory location. The register 
assigner only maps pseudo registers upon machine registers. The assigner does not track memory 
variables or allocates machine registers to memory variables. A future implementation of COGGEN 
may implement such register allocation functionality in one its optimizing modules.  
Live or dead 
For its algorithms, the assigner needs information on the status of pseudo variables in the RTL-
program. In general, a variable V is called live at a point X in the program, if there exists a path in the 
flow graph, starting at X, along which the value of V is be used, before it is assigned a new value. 
Otherwise V is called dead. 
During register assignment, a pseudo register may be in one of four states: 
 • unallocated: the pseudo register has not yet been assigned to an actual machine register. 
 • live in a machine register: the pseudo register has already been allocated to a machine register. 
 • live in a memory location: the pseudo register has been spilled to memory, because the machine 
register it occupied is needed for other purposes (e.g. for allocation of another pseudo register). 
 • dead: the value of the pseudo register is not longer needed. 
RTL-code
RTL-code
assigner
 
Figure 7.1.  Overview of the register assigner. 
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During the assignment phase, the assigner removes dead RTL-instructions. A RTL-instruction is dead 
if it only sets pseudo registers that are dead after the instruction. In the work of D&F the optimizer 
modules collect information on the variables and remove dead instructions. In future versions of 
COGGEN, the optimizer modules should be responsible for the deletion of dead instructions.  
Local assignment 
Register assignment can be divided into local assignment and global assignment. Local assignment is 
register assignment within a basic block. Global assignment is register assignment on a level above the 
basic blocks.  
 Currently, the communication between basic blocks is implemented through the run-time 
stack (see section 6.3). This organization simplifies the organization of the register assigner 
considerably because the assigner can assume that all pseudo register used in a basic block will be 
dead at the end of the basic block. Consequently, COGGEN’s register assigner only performs local 
register assignment. 
7.2 Collecting next use information 
Elementary strategies for local assignment are the strategies that do not need any look ahead 
information. For example, the “least recently used” algorithm [Freibourghouse 1974] used in 
[Davidson 1987] frees a machine register by moving the “least recently used” variable to a memory 
location.  
 Like [Davidson & Fraser 1984b], COGGEN’s register assigner uses the slightly more complex 
Belady algorithm [Belady 1968], which is the optimal assignment algorithm for local assignment 
[Freibourghouse 1974]. The Belady algorithm (see section 7.3) needs information about the use of the 
pseudo registers in the basic block. Because register assignment follows directly after the expanding 
phase in the current version of COGGEN, the assigner has to analyze the basic block itself to collect 
the next use information, before it can adopt the Belady algorithm. In the work of D&F this 
information is collected by the peephole optimizer. 
Next use 
Suppose RTL-instruction i assigns a value to pseudo register r[n]. If RTL-instruction j has register 
r[n] as an operand, and control can flow from statement i to j along a path that has no intervening 
assignments to r[n], then instruction j uses the value r[n] computed at i. Next use information is 
represented by a tuple (PseudoReg, NextUse), where PseudoReg is a pseudo register and 
NextUse is the number of the first instruction that uses the register. If the pseudo register is dead,  
NextUse will be -1. 
 The pseudo table maps each pseudo register upon a tuple (Place, NextUse), where Place 
is the current location of the pseudo register (unallocated, machine register, memory location or stack 
location) and NextUse corresponds with the number of the next instruction that uses the pseudo 
register.  
 Algorithm 7.1 uses a backwards scan over a basic block to collect the next use information for 
the block [Aho et al. 1986]. Next use information is attached to the RTL-instructions ([2.1]) and the 
pseudo table is updated corresponding to the effect of the instructions ([2.2] and [2.3]). 
Furthermore, the algorithm removes dead RTL-instructions from the basic block ([1.1]). 
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input: basic block, represented by instr[1..n], an array of RTL-instructions 
output: next use information of the pseudo registers that are used and set in the basic block 
 pseudo table with information on the pseudo registers at the start of the basic block 
Initialize all pseudo registers in the pseudo table ptab to dead and “no next use”. 
FOR i:=n DOWNTO 1 DO 
    IF IsDead(instr[i], ptab)  
    THEN  
        [1.1] Remove instr[i] from the basic block. 
    ELSE 
        [2.1] Attach to instr[i] the next use information currently found in ptab 
              regarding the pseudo registers that are set and used by instr[i]. 
        [2.2] Set the pseudo registers set by instr[i] to “not live” and “no next use” in 
              the pseudo table ptab. 
        [2.3] Set the pseudo registers used by instr[i] to “live” and their next use to 
              this instruction i in the pseudo table ptab. 
    FI  
OD  
Algorithm 7.1.  Pseudo algorithm to collect next use information for a basic block. 
7.3 Register assignment 
The register table is a table that maps each machine register of the target machine upon a pseudo 
register. A machine register is either busy or free. A register is busy if it is allocated to a pseudo 
register whereas a non-allocated machine register is free.  
input: pseudo register r[n], register table rtab, pseudo table ptab 
output: a machine register has been allocated to r[n] 
 changed register table rtab, changed pseudo table ptab 
IF NOT all machine registers are busy 
THEN [1.1] Allocate a free machine register to r[n]. 
ELSE 
    IF any pseudo register currently held in a machine register is dead 
    THEN  
        [2.1] Allocate the machine register of the dead pseudo register to r[n]. 
    ELSE 
        [3.1] Choose. Choose the machine register allocated to a pseudo register,  
              say r[i], whose next use is farthest away.  
        [3.2] Spill. Store the value of the pseudo register r[i] in a memory location 
              and update the pseudo table ptab.  
        [3.3] Allocate. Allocate the freed machine register to r[n] and update both  
              the pseudo table ptab and the register table ptab. 
    FI 
FI  
Algorithm 7.2.  Pseudo algorithm to allocate a machine register for a pseudo register. 
82 Chapter 7  •  Assigner 
Algorithm 7.2 lists the Belady algorithm that is used in assigner to allocate a machine register for a 
pseudo register. When a new machine register is needed and all registers are busy, the Belady 
algorithm spills the pseudo register whose next use is farthest away.  
 Algorithm 7.3 presents the register assigner algorithm for a single basic block as a procedure 
in a Pascal-like language. The details of Algorithm 7.3 should give the reader some understanding of 
the actual implementation of the assigner. After using Algorithm 7.1 to collect the next use 
information for basic block bb, Algorithm 7.3 visits each instruction instr in the basic block and 
replaces the pseudo registers in instr by machine registers. The function GetMachineReg() uses 
Algorithm 7.2 to allocate a machine register. The rest of the assignment procedure is straightforward. 
ALGORITHM Assigner(VAR bb: BasicBlock) ; 
 
VAR rtl: RTL_Instruction ; 
    pregsUsed, pregsSet: SET OF PseudoReg ; 
    rtab: RegTable ; 
    ptab: PseudoTable ; 
    preg: PseudoReg ; 
    mreg: MachineReg ; 
 
BEGIN 
    CollectNextUseInformation(bb, ptab) ; 
    FOR EACH rtl IN bb DO 
        pregsUsed := GetPseudoRegsUsed(rtl) ; 
        FOR EACH preg IN pregsUsed DO 
            IF InMachineReg(preg, ptab) 
            THEN mreg := WhichMachineReg(preg, ptab)  
            ELSE  
                 mreg := GetMachineReg(rtl, bb, preg, rtab, ptab) ; 
                 LoadFromMemory(rtl, bb, mreg, preg, rtab, ptab) ; 
            FI ; 
            ReplacePseudoByMachineReg(rtl, preg, mreg) ; 
        OD ; 
 
        pregsSet := GetPseudoRegsSet(rtl) ; 
        FOR EACH preg IN pregsSet DO 
            IF InMachineReg(preg, ptab)  
            THEN mreg := WhichMachineReg(preg, ptab)  
            ELSE mreg := GetMachineReg(rtl, bb, preg, rtab, ptab)  
            FI ; 
            ReplacePseudoByMachineReg(rtl, preg, mreg) ; 
        OD ; 
 
        UpdatePseudoTable(rtl.nextuseSet, ptab) ; 
    OD 
END ;   
Algorithm 7.3.  Register assignment of a single basic block. 
Brief description of the functions and procedures used in Algorithm 7.3: 
PROCEDURE CollectNextUseInformation(VAR bb: BasicBlock;  
                                    VAR ptab: PseudoTable) ; 
This procedure uses Algorithm 7.1 to collect the next use information of the pseudo registers in bb and 
attaches this information to the RTL-instructions in bb.  
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FUNCTION GetPseudoRegsUsed(rtl: RTL_Instruction): SET OF PseudoReg ; 
Returns the set of pseudo registers used by rtl. 
FUNCTION GetPseudoRegsSet(rtl: RTL_Instruction): SET OF PseudoReg ; 
Returns the set of pseudo registers set by rtl. 
FUNCTION InMachineReg(preg: PseudoReg; ptab: PseudoTable): Boolean ; 
Returns true if preg is currently in a machine register. 
FUNCTION WhichMachineReg(preg: PseudoReg;  
                         ptab: PseudoTable): MachineReg ; 
Returns the machine register that corresponds with pseudo register preg. 
FUNCTION GetMachineReg(rtl: RTL_Instrucion; VAR bb: BasicBlock;  
             preg: PseudoReg; VAR rtab: RegTable;  
             VAR ptab: PseudoTable): MachineReg ; 
This function allocates a free register (using algorithm 7.2) for preg. If some other pseudo register has 
to be spilled to memory, this move instruction is added before rtl in the basic block bb. Both rtab and 
ptab are updated to reflect the changes. The machine register allocated for preg is returned. 
PROCEDURE LoadFromMemory(rtl: RTL_Instruction; VAR bb: BasicBlock; 
              mreg: MachineReg; preg: PseudoReg;  
              VAR rtab: RegTable; VAR ptab: PseudoTable) ; 
Pseudo register preg has been spilled to memory. This procedure creates a load instruction to move the 
value from preg’s memory location to mreg and inserts this load instruction before rtl in the basic 
block. Both rtab and ptab are updated to reflect the changes.  
PROCEDURE ReplacePseudoByMachineReg(VAR rtl: RTL_Instruction;  
                                    preg: PseudoReg; mreg: MachineReg) ; 
This procedure replaces the occurences of preg in rtl by machine register mreg.  
PROCEDURE UpdatePseudoTable(nextuseSet: SET OF NextUseInfo ; 
                            VAR ptab: PseudoTable) ;  
Updates the pseudo table ptab with the next use information in nextuseSet. 
Example 
Consider a basic block containing a single statement: 
a := b + c * 2 ; 
The front end might compile this ‘basic block’ to the following sequence of T-code instructions: 
ildvar   snb dplb 
ildvar   snc dplc 
ildint   2 
imult 
iadd 
istvar   sna dpla 
COGGEN’s expander translates the T-code fragment to the following RTL-code instructions 
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The assigner performs a backwards scan over this RTL-code and associates with each instruction the 
next use information of the pseudo registers that are set and used in the particular instruction: 
Note that the dead instructions [4] and [6] have been removed by the assigner. After collecting the 
next use information the assigner uses this information to map the pseudo registers upon the machine 
registers. If the target machine only contains two machine registers ax and cx, the assigner would 
assign the pseudo registers as follows: 
When the assigner wants to allocate a machine register for r[23] in instruction [3], it discovers that 
all register are busy. As r[21] is used later in the program than r[22] (i.e. instruction 7 compared 
to instruction 5), register r[21] is spilled ([3.1]). Note that tmp is just a placeholder for the 
address of the memory store allocated for the spilled pseudo registers.When the assigner reaches 
instruction [7] it discovers that r[21] is live in a memory location and reloads r[21] into machine 
register r[ax], which is free now that r[23] is dead.   
7.4 Current implementation 
In the 8086 implementation of the assigner, the machine dependent part of the assigner is isolated in a 
single 15-line function that initializes the register table. The RTL-registers r[bp] and r[sp] are 
mapped upon their 8086 counterparts: bp and sp. The assigner for the 8086 uses 5 general purpose 
registers: ax, cx, dx, di and si. The 8086 register bx is used in the expander (see section 6.2) for 
indirect addressing and is not available for the assigner. 
 The register assigner algorithm is quite successful when generating code for the benchmark 
programs easter and prime: both programs do not require any spilling of pseudo registers on the 
  T-code instruction simulated stack 
[1] r[21] = m<snb:dplb> ildvar snb dplb r[21] 
[2] r[22] = m<snc:dplc> ildvar snc dplc r[21] r[22] 
[3] r[23] = 2 ildint 2 r[21] r[22] r[23] 
[4] r[24] = r[22] imult r[21] r[22] r[23] 
[5] r[22] = r[22] * r[23]  r[21] r[22] 
[6] r[25] = r[21] iadd r[21] r[22] 
[7] r[21] = r[21] + r[22]  r[21]  
[8] m<sna:dpla> = r[21] istvar sna dpla - 
  next use information 
[1] r[21] = m<snb:dplb> (r[21], 7) 
[2] r[22] = m<snc:dplc> (r[22], 5) 
[3] r[23] = 2 (r[23], 5) 
[5] r[22] = r[22] * r[23] (r[22], 7) (r[23], -1) 
[7] r[21] = r[21] + r[22] (r[21], 8) (r[22], -1) 
[8] m<sna:dpla> = r[21] (r[21], -1) 
  register table  pseudo table 
  r[ax] r[cx]  r[21] r[22] r[23] 
[1] r[ax] = m<snb:dplb> r[21] -  r[ax], 7 dead dead 
[2] r[cx] = m<snc:dplc> r[21] r[22]  r[ax], 7 r[cx], 5 dead 
[3.1] m[tmp+0] = r[ax] - r[22]  tmp+0, 7 r[cx], 5 dead 
[3.2] r[ax] = 2 r[23] r[22]  tmp+0, 7 r[cx], 5 r[ax], 5 
[5] r[cx] = r[cx] * r[ax] - r[22]  tmp+0, 7 r[cx], 7 dead 
[7.1] r[ax] = m[tmp+0] r[21] r[22]  r[ax], 7 r[cx], 7 dead 
[7.2] r[ax] = r[ax] + r[cx] r[21] -  r[ax], 8 dead dead 
[8] m<sna:dpla> = r[ax] - -  dead dead dead 
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8086. Even with only 3 registers available, the programs easter and prime do not require any 
spilling of registers. Although this may seem an advantage, it is not. It means that COGGEN does not 
use the registers very wisely. On modern RISC architectures (e.g. PowerPC [Weiss & Smith 1994]) 
that have 32 or more registers, COGGEN would use the processor’s resources very inefficiently. A 
future optimizer module of COGGEN should implement some form of register allocation that maps 
memory variables upon target registers. See chapter 9 for the benchmark results of both benchmark 
programs. 
It should be noted that for other TINY PASCAL programs that we tested, the register assigner had 
to spil pseudo registers. Especially programs that contain procedures with long lists of parameters, 
require spilling of registers. The spilling of subroutine parameters is caused by the fact that the 
communication between basic blocks (via the run-time stack) is located in the prologue and epilogue 
sections of the basic block. When a pseudo register is popped from the stack it is loaded into a 
machine register. At the start of a subroutine, all arguments (i.e. pseudo registers) are popped from the 
stack. Consequently, if there are many arguments, surely the supply of machine registers is not 
enough. 
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8. TRANSFORMER 
This chapter discusses the transformer, the COGGEN module that generates a recognizing automaton 
from a machine description. After introducing the concepts of the transformer in section 8.1, we look 
more closely at machine description grammars in section 8.2. In section 8.3 we outline an 
implementation of the transformer in SNOBOL. Section 8.4 discusses the use of lex to generate a 
deterministic recognizing automaton from a machine description. Section 8.5 describes the current 
system that is used in COGGEN. 
8.1 Introduction 
The transformer is the COGGEN module that generates a transducer for a particular target machine. 
The syntax and effects of each target machine instruction are described by a machine description. A 
transducer is an automaton that recognizes valid RTL-instructions. If the transducer succeeds to match 
the RTL-instruction, it returns the corresponding assembler instruction(s) for the target machine. If the 
matching fails, the transducer does not return anything, but raises an error exception. Figure 8.1 shows 
the organization of the transformer. The transducer is generated at compile-compile time whereas the 
transducer itself is used at compile time. 
The term recognizer is used to denote a transducer with limited functionality: a recognizer only 
succeeds or fails to match a RTL-instruction; it does not return an assembler instruction. We only 
distinguish between the transducer and the recognizer when discussing the code optimizer. The 
flowchart in Figure 8.2 defines the external functionality of the transducer. 
transformer
transducer
machine
description
RTL-code assemblercode  
Figure 8.1.  The transformer generates the transducer from a machine description. 
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8.1.1 Combiner 
The transducer is the last phase of a COGGEN code generator (see Figure 4.2). In future versions of 
COGGEN, recognizer may be used in the (peephole) optimizing module. In D&F’s PO [Davidson 
1987, Davidson & Fraser 1984b, 1984c] the recognizer is used in the combiner, the heart of the 
peephole optimizer. 
Figure 8.3 shows a global overview of the algorithm that is used in the combiner. The combiner 
tries to combine two subsequent RTL-instructions into one RTL-instruction. The newly created RTL-
instruction is presented to the recognizer, which checks if the new instruction is a valid RTL-
instruction for the target machine. If the recognizer succeeds, the combiner will replace the two 
transfers with the new RTL-instruction. 
Example 
Consider the following two RTL-instructions 
r[bp]=r[bp]+8 
r[ax]=m[r[bp]] 
If after the second instruction the register r[bp] is dead, than the two transfers can be combined to 
r[ax]=m[r[bp]+8] 
which is a legal RTL-instructions for the 8086 machine. 
RTL-instruction
assembler
instruction
legal ? FailF
T
Success
 
Figure 8.2.  Flowchart of the transducer. 
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8.1.2 Previous Work 
Davidson & Fraser: brute force 
Davidson & Fraser [1980] and Davidson [1987] are more interested in peephole optimizing than in the 
efficiency of the optimizer; not much attention is given to the recognizer and transducer. Davidson 
[1987] notes, however, that “the speed of the optimizer hinges on the recognition and translation 
process”. 
In [Davidson & Fraser 1980] speed is traded for simplicity and space: the peephole optimizer is 
a five-page SNOBOL program that runs in 128k bytes on a PDP-11/70. The resulting peephole 
optimizer turned out to be very slow: it typically processes only 1-10 instructions each second, and 
this rate changes linearly with the number of patterns in the machine description. 
In subsequent versions of PO, space is traded for speed. Instead of using SNOBOL to recognize 
legal RTL-instructions, Davidson [1987] uses lex to generate the recognizer and the transducer. This 
approach is feasible, and results in a fast, deterministic automaton [Jongejan et al. 1988]. However, the 
size of the lex specification and hence the size of the automaton can present serious practical problems. 
Both of Davidson approaches to the transformer can be characterized as brute force methods: 
without investigating the real problem of recognizing legal RTL-instructions, general tools (i.e. 
SNOBOL and lex) are used to solve the matching problem.  
RTL-code
RTL-code
combine two
instructions
replace by new
instruction
legal?
eof?
F
F
T
T
 
Figure 8.3.  Flowchart of the combiner algorithm. 
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Jongejan et al. 
Unfortunately, Davidson and Fraser do not describe the transformation of a machine description to a 
recognizer and transducer. Jongejan et al. [1988] present two approaches for the implementation of the 
transformer. The first one is a suggestion for the implementation of Davidson & Fraser’s 
implementation by means of lex. The second method - the main subject of [Jongejan 1989] - is more 
interesting as the goal of design was to generate fast and compact recognizing automata. This 
approach of Jongejan et al. [1988] can be summarizes as follows: 
 • For each nonterminal in the machine description a nondeterministic automaton is created; 
 • The nondeterminism in the resulting automata is removed by simplification, substitution and 
copying and results in a set of deterministic automata; 
 • The automata are driven by an in interpreter routine that matches register transfer symbols 
against transition arcs of the automata. 
The approach of Jongejan et al. seems successful. Their method, however, is based on a special form 
of machine description (slightly different from the machine descriptions of Davidson & Fraser). And 
unfortunately, neither a formal model of the register transfer language nor a formal model for the 
machine description grammar is presented.  
8.2 Machine descriptions 
8.2.1 Introduction 
A machine description is an attributed grammar that describes a particular machine. The grammar 
describes a syntax-directed translation between RTL-instructions and assembler instructions of the 
target machine. A machine description not only defines the set of legal RTL-instructions for a 
particular machine but also describes the translation of those RTL-instructions to a (sequence of) 
assembler instruction(s). 
The term “machine description” is somewhat misleading. The machine descriptions used by 
Davidson and Fraser do not describe the machines in terms of a register set, addressing modes, 
memory cells, instructions, etc., like in [Bell & Newell 1971]. The machine grammars only describe 
the syntax-directed translation between the intermediate language (register transfers) and the assembly 
language of the target machine. 
The idea behind a (human readable) machine description is to make the (peephole) optimizer 
and the code generator as machine independent as possible. Ideally, porting the optimizer system to 
another platform would only involve writing a new machine description.  
8.2.2 Machine description grammar 
A machine description is a regular attributed context free grammar [Hopcroft & Ullman 1979] with 
some restrictions: 
 • A machine description is an attributed non-recursive grammar. In a non-recursive grammar the 
production rules are ordered. A nonterminal has to be defined before it can be used, so recursion 
is not allowed. Every non-recursive grammar is a regular grammar. 
 • synthesized attribute. Every alternative of a nonterminal has an attribute expression that 
describes the construction of the nonterminal’s (synthesized) attribute in terms of the 
synthesized attributes of the symbols in the production rule of the alternative. A synthesized 
attribute of a nonterminal is simply represented by its name. 
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 • consistent substitution rule. In ‘normal’ context free grammars [Hopcroft & Ullman 1979], 
occurrences of the same nonterminal in an alternative may derive different terminal-strings. In a 
machine description grammar, every occurrence of the same nonterminal must derive the same 
terminal string.  
 • ambiguity resolution rule. In the derivation of a nonterminal, of all correct alternatives, the one 
occurring first in the machine description is chosen.  
Figure 8.4 presents the meta-grammar of a machine description using EBNF syntax [Jensen & 
Wirth 1985]. 
md            ::=  {regex} "%%" rules . 
regex         ::=  nonterminal REGEX_MACRO . 
rules         ::=  rule {rule} . 
rule          ::=  nonterminal ":" alternatives ";" . 
nonterminal   ::=  IDENT . 
alternatives  ::=  alternative {"|" alternative} . 
alternative   ::=  definition "=" attribute . 
definition    ::=  instance {instance} . 
attribute     ::=  instance {instance} . 
instance      ::=  nonterminal | terminal . 
terminal      ::=  STRING . 
Figure 8.4.  Meta-grammar of a machine description. 
A machine description (md) may define regular expression macros (regex section). The 
nonterminals of the regular expressions can be used in a rule to define a pattern parameter. The 
attribute of a regular expression is the actual string matched by the expression.  
A rule defines all pattern strings that will be matched by the rule's nonterminal. A 
nonterminal matches a target string if one of its alternatives matches the string. Similarly, an 
alternative matches a string if the alternative's definition matches the string. Literal 
terminals (STRINGs) in a definition should match exactly. Nonterminals in the definition match a 
substring of the target string if the substring itself is matched by one of the nonterminal's alternatives. 
The nonterminal's attribute is the synthesized attribute that is ‘returned’ for the nonterminal 
if the definition matches a (sub) string. The synthesized attribute is built by concatenating the literal 
terminal strings and the synthesized attributes of the nonterminals in the definition. 
The last instruction of the grammar is the start symbol. This last rule describes all valid RTL-
instructions for a machine. The attributes of the alternatives of this last rule should be the assembler 
code instructions corresponding with the RTL-instructions.  
8.2.3 small86, a small machine 
Figure 8.5 presents a machine description for a (very) small subset of the 8086 machine is presented. 
In the rest of this chapter this machine is called small86. Appendix C presents a complete machine 
description for the 8086 machine. 
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int         [0-9]+ 
%% 
addr    :   int                       = "DS:" int ; 
mem     :   "m[" addr "]"             = addr ; 
reg     :   "r[ax]"                   = "ax" 
        |   "r[bx]"                   = "bx" 
        |   "r[cx]"                   = "cx" 
        |   "r[dx]"                   = "dx" ; 
reg1    :   reg                       = reg ; 
reg2    :   reg                       = reg ; 
instr   :   reg "=" int               = "mov " reg ", " int 
        |   reg1 "=" reg2             = "mov " reg1 ", " reg2 
        |   reg "=" mem               = "mov " reg ", " mem 
        |   mem "=" reg               = "mov " mem ", " reg 
        |   reg1 "=" reg1 "+" reg2    = "add " reg1 ", " reg2 
        |   reg1 "=" reg1 "-" reg2    = "sub " reg1 ", " reg2 ; 
Figure 8.5.  Machine description for small86. 
Note that in the alternatives for addition and subtraction, the consistent substitution rule should be 
obeyed for the nonterminal reg1.  
Below we use small86’s machine description to translate some RTL-instructions to assembly 
language for this small machine: 
r[cx]=r[ax]           ⇒  mov cx, ax 
r[ax]=r[ax]+r[bx]     ⇒  add ax, bx 
r[dx]=r[dx]-r[cx]     ⇒  sub dx, cx 
r[ax]=m[128]          ⇒  mov ax, DS:128 
The following RTL-instructions are not legal: 
r[bx]=r[ax]+r[bx] 
r[ax]=r[bx]-r[cx] 
8.3 Recognizing using SNOBOL 
SNOBOL [Griswold et al. 1971] may be fairly characterized as an associative language, as well as a 
string processing language, an algebraic language and a pattern matching language. SNOBOL’s pattern 
matching provides a very powerful and completely general recognition system, in which character 
strings happen to be the medium of expression [Emmer 1988]. Unfortunately, SNOBOL suffers from an 
unstructured input language [Aho et al. 1988] and an overall inefficiency [Maurer 1976].  
The first version of Davidson & Fraser’s peephole optimizer (PO) [1980] used SNOBOL patterns 
to describe a target machine. SNOBOL’s pattern matching engine took care of recognizing legal RTL-
instructions.  
8.3.1 Transducer in SNOBOL 
Davidson [1987] states that using SNOBOL’s pattern matcher for the recognition process is much to 
slow for production use. However, two reasons justify a brief presentation of a SNOBOL recognizer: 
 • A working version of the recognizer - no matter how slow - gives a good insight in the matching 
process of the recognizer13; 
                                                     
13. Basically, this is the same reason why the development of GUMP was justified. 
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 • SNOBOL’s implicit pattern matching engine makes SNOBOL a powerful prototyping tool when 
experimenting with sample machine descriptions. 
Figure 8.6 presents the organization of the transformer when SNOBOL is used as implementation 
language. 
Example 
Figure 8.7 lists the SNOBOL4 recognizer program for the small86 machine. Note how each rule of 
the machine description is almost directly translated to a SNOBOL4 pattern assignment. Consistent 
substitution (in the patterns for addition and subtraction) is achieved by the immediate assignment 
(binary $) operator in combination with the unevaluated expression (unary *) operator. 
The main program (starting with label nextl) reads RTL-instructions from the standard input 
and returns "> valid" for legal RTL-instructions and "> not valid" for invalid transfers. 
Note that specifying a transducer in SNOBOL is not as straightforward as writing a recognizer: 
during the pattern matching process, the synthesized attributes of each non terminal (pattern) have to 
be constructed.  
md2sno
transducer
machine
description
foo.md
foo.sno  
Figure 8.6.  Overview of the transformer using SNOBOL as target 
programming language. 
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* SNOBOL4 - recognizer for small86. 
 
            &TRIM   = 1 
            digits  = '0123456789' 
 
            int     = SPAN(digits) 
            addr    = int 
            mem     = 'm[' addr ']' 
            reg     = 'r[ax]' 
+                   | 'r[bx]' 
+                   | 'r[cx]' 
+                   | 'r[dx]' 
            reg1    = reg 
            reg2    = reg 
            instr   = (reg '=' int) 
+                   | (reg '=' reg) 
+                   | (reg '=' mem) 
+                   | (mem '=' reg) 
+                   | (reg1 $ _reg1 '=' *_reg1 '+' reg2) 
+                   | (reg1 $ _reg1 '=' *_reg1 '-' reg2) 
            rtl     = pos(0) instr rpos(0) 
 
nextl       line    = replace(input, &ucase, &lcase)        :f(end) 
            line POS(0) ('' | SPAN(' ')) ';'                :s(nextl) 
            line rtl                                        :s(valid) 
            output  = '> not valid : ' line                 :(nextl) 
valid       output  = '>     valid : ' line                 :(nextl) 
end 
Figure 8.7.  Recognizer for small86 in SNOBOL4. 
8.3.2 Results 
The main drawback of SNOBOL as a recognizer engine is the inefficiency of the pattern matching 
process. The complete machine description has to be specified as a large pattern. For every RTL-
instruction, SNOBOL will try every possible (RTL-instruction) pattern. For an invalid RTL-instruction, 
SNOBOL will try all possible patterns before it decides that the pattern fails. 
In a way SNOBOL’s pattern matcher mimics the backtracking mechanism in PROLOG [Clocksin 
& Mellish 1984]. PROLOG provides a single system predicate (the cut ‘!’) for affecting the 
backtracking behavior of programs. SNOBOL has several pattern primitives (FENCE, ABORT, 
SUCCESS) to guide the pattern matcher. But even if these pattern heuristics are used, SNOBOL will 
remain (too) slow.  
Blaming SNOBOL for its slowness is not completely fair. Its pattern matching facilities are ideal 
for prototyping a compiler or translator, but are, by nature of the backtracking process, not suitable for 
production versions of a recognizer. 
SNOBOL also suffers from an unstructured syntax. There are several successors of SNOBOL (e.g. 
Icon [Griswold & Griswold 1990] and AWK [Aho et al. 1988]) that try to encapsulate some of the 
powerful advantages of SNOBOL while eliminating some of the disadvantages. For example, Fraser 
and Hanson [1991] use Icon as implementation language for the rule compiler of their retargetable C 
compiler. This rule compiler is a modern version of the transformer. 
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8.4 Using (f)lex to generate the transducer 
Instead of interpreting the machine description patterns at run time - as with SNOBOL - generating an 
efficient automaton from the machine description at compile-compile time, would be more efficient. 
For this reason, the second generation of Davidson & Fraser’s PO [1984c] transforms the machine 
description into a specification that is suitable input for lex [Lesk & Schmidt 1979]. The method used, 
however, is not described. Jongejan et al. [1988] only suggest a method to generate the lex 
specification. 
8.4.1 Brute force 
Essentially, a machine description is a large regular expression that encapsulates all legal RTL-
instructions. Hence it is possible to generate a finite state automaton that recognizes legal RTL-
instructions [Aho et al. 1986]. Regular expressions in a RTL-instruction pattern may be regarded as 
parameters for the pattern. Consequently, because a machine description is a non-recursive grammar, 
the number of legal RTL-instructions is finite. Thus, it is possible to generate all possible legal RTL-
instructions, using consistent substitution in all alternatives.  
The result is a (very large) set of RTL-instruction patterns, each with an attribute expression, 
describing the corresponding assembler instruction. This list of all legal RTL-instructions can be 
translated to a lex specification, where each legal RTL-instruction is represented by one pattern-action 
pair. The pattern describes the RTL-instruction as a literal string, whereas the action takes care of the 
construction of the corresponding assembler instruction. The main drawback of this method is the size 
of the lex specification and hence - if lex succeeds - the size of the resulting automaton. 
Figure 8.8 shows the organization of the transformer when lex is used to build a deterministic 
recognizing engine. 
md2lex
lex
transducer
machine
description
foo.md
foo.c
foo.l
 
Figure 8.8.  Overview of the transformer, using lex to generate the 
recognizing automaton. 
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Example 
The lex fragments in Figure 8.9 specify parts of a transducer for the small86 machine. Lex generates 
a C source file containing the function yylex(). When this function is called, it tries to match the 
target string. If the string matches, yylex() returns 1, if it fails it returns -1. Furthermore, if the 
function yylex() is successful, it will set the string sAsm to hold the assembler instruction that 
corresponds with the RTL-instruction recognized. 
/* lex specification - transducer for small86 */ 
 
%{ 
#define VALID      1 
#define INVALID   -1 
 
char    sAsm[80];       /* assembler instruction                     */ 
char*   sPar[10];       /* array of strings to hold regex parameters */ 
%} 
 
int                     [0-9]+ 
%% 
"r[ax]="{int}           { GetSubString(reg[0], yytext, '=', '\0'); 
                          sprintf(sAsm, "mov ax, %s", reg[0]); 
                          return(VALID); } 
"r[bx]="{int}           { ... } 
"r[ax]=r[ax]"           { sprintf(sAsm, "mov ax, ax"); return(VALID); } 
"r[ax]=r[bx]"           { ... } 
... 
"r[bx]=r[ax]"           { ... } 
... 
"r[cx]=m["{int}"]"      { GetSubString(reg[0], yytext, '[', ']'); 
                          sprintf(sAsm, "mov ax, DS:%s", reg[0]); 
                          return(VALID); } 
"r[dx]=m["{int}"]"      { ... ; return(VALID); } 
"m["{int}"]=r[ax]"      { ... ; return(VALID); } 
"m["{int}"]=r[bx]"      { ... ; return(VALID); } 
...  
"r[cx]=r[cx]-r[dx]"     { sprintf(sAsm, "sub cx, dx"); return(VALID); } 
"r[dx]=r[dx]-r[ax]"     { ... } 
...  
"r[dx]=r[dx]-r[dx]"     { ... } 
 
;.*                     { /* comment */ ; } 
.*                      { return(INVALID); } 
\n*                     { ; } 
Figure 8.9.  Fragments of a lex specification for a transducer for small86. 
Figure 8.9 shows that for RTLs, which do not contain regular expression parameters, the assembler 
instruction is known at compile time. For example, the attribute for the RTL-instruction 
r[cx]=r[cx]-r[dx] 
is the assembler instruction 
sub    cx, dx 
We also see that RTL-instructions with parameters cause some minor problems. Standard lex does not 
have a mechanism to specify subexpressions in regular expressions. After a successful match, lex only 
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returns yytext[] (the string matched) and yyleng (the length of this string). Retrieving 
subexpressions from a matched string in lex involves rescanning of yytext using an user defined 
function. In Figure 8.9 we use the function GetSubString() to get the string matched by a regular 
expression parameter. This function  
GetSubString(char* sSubStr, const char* sSource, char left, char right)  
returns a copy of the substring between the characters left and right within sSource in 
sSubStr.  
Results 
Most implementations of standard AT&T lex are not suited for input files containing a complete list of 
all legal RTL-instructions for a particular machine. The lex specification for small86, that has only 
60 legal transfers, requires more than 1200 NFA states (> 200 DFA states) [Aho et al. 1986]. This lex 
specification proved to be the limit for most lex implementations. Lex specifications for serious 
machine descriptions - with at least 1500 legal transfers (needing more than 30000 NFA states) - 
demand too much of lex. For example, MKS’ implementation of lex for MS-DOS imposes a maximum 
on the number of NFA states: 4678. 
The only lex implementation that turned out to be flexible enough to accommodate such large 
input specifications is GNU’s flex [Paxson 1993, Levine at al 1992]. Standard flex has a maximum of 
32000 NFA states. Although this is also not sufficient for serious machine descriptions, flex has an 
additional advantage: the source code of the program (in C) is public domain. Hence it is possible to 
rebuild flex to increase the maximum number of NFA states14. 
8.4.2 Divide and conquer 
So, in theory, it is possible to make flex accept input specifications that encapsulate all possible RTL-
instructions. However, sometimes brute force is just too brute. The number of all RTL-instructions for 
a particular machine is indeed quite large, but it is the unstructured way by which the RTL-instructions 
are represented that is responsible for the excessive number of NFA states that is needed. The 
following example illustrates this phenomenon. 
Example 
The RTL-instruction  
r[ax]=r[ax]+r[bx] 
is a legal RTL-instruction for small86. This string is translated by flex to a NFA with 20 states. 
Using the strings listed in the machine description of small86, the RTL-instruction can also be 
represented by the sequence of the following token symbols: 
token("r[ax]") token("=") token("r[ax]") token("+") token("r[bx]")  (1) 
This token sequence can be represented by a NFA with only 8 states. 
Because the RTL-machine is a two-address machine, every RTL-instruction has the following form: 
dest=dest op src 
                                                     
14. The limit of 32000 NFA states in flex is not completely arbitrary: the limit ensures that the number of a 
NFA state is always smaller than 32768 (216-1) and thus can be represented by a 16-bit signed integer. In 
environments where integers are represented by 32 bits of storage, the maximum of NFA states can be 
(theoretically) increased to 232-1 (< 2*109). 
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where dest and src are registers and op is an operator. Consequently, the transfers that have 
register r[ax] as destination all have the following prefix: 
r[ax]=r[ax] 
So we could reduce (1) further to  
token("r[ax]=r[ax]") token("+") token("r[bx]") 
which can be represented by a NFA with only 6 states.  
Two pass transducer 
The example shows that using the verbose, human readable string representation of RTL-instructions 
results in too many unnecessary NFA states. Moreover, for every occurrence of a string in the input 
specification (e.g. r[ax]), flex will build the same NFA.  
To reduce the number of NFA states needed and hence to reduce the size of the automaton, the 
transducer has been divided into two passes (see Figure 8.10): 
 • yyscan. The first pass scans the RTL-instruction for terminal symbols. A terminal symbol is a 
regular expression (e.g. [0-9]+) as defined in the machine description or a literal string (e.g. 
"r[ax]") as found in the machine description. The scanner returns a token for each terminal 
string found. 
 • yytrans. The function yyscan() is used to translate the RTL-instruction to a string of 
tokens. This second pass checks whether the token string is the symbolic representation of a 
legal RTL-instruction. If the transfer turns out to be valid, the function returns the 
corresponding assembler instruction. 
The transformer for this two pass transducer is depicted in Figure 8.11. The program md2flex 
generates two flex specifications. The file yyscan.l contains rules for the regular expressions and 
yyscan
yytrans
RTL-instruction
assembler
instruction
token
string
 
Figure 8.10.  Overview of a two pass transducer generated by 
md2flex and flex. 
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literal strings of the machine description. For every terminal found, yyscan() returns a token 
symbol. The file yytrans.l contains the list of all legal RTL-instructions for the particular 
machine. However, unlike the scheme in section 8.4.1 which lists the RTL-instructions as literal 
strings, the (symbolic) RTL-instructions in yytrans.l are represented by strings of tokens. 
Token symbols 
Ideally, the token symbols returned by yyscan() would be ordinal integers. Unfortunately, as the 
string of tokens has to be recognized by another flex specification (i.e. yytrans.l), the set of 
available tokens is (very) limited: only characters are allowed. Furthermore, to avoid conflicts with the 
normal ASCII characters (0-127) we can only use the 128 extended ASCII characters whose ordinal 
number is higher than 127. Fortunately, the number of terminals in a machine description is rather 
small and the limited set of 128 token symbols will normally suffice. 
Regular expression parameters 
As an additional advantage of the two pass transducer scheme, it is fairly easy to retrieve the actual 
string matched by a regular expression pattern. The one pass transducer scheme in section 8.4.1 
requires rescanning of the matched RTL-instruction (i.e. yytext)15.  
                                                     
15. LexSe. Because the rescanning of yytext[] (see the function GetSubString() in section 8.4.1) is not 
very efficient and even less elegant, we have developed LexSe, an enhancement of standard lex. LexSe 
stands for lex with SubExpressions. With LexSe it is possible to specify subexpressions in a regular 
expression pattern. After recognizing a regular expression, subexpressions can be accessed in the regular 
expression’s action. Now that regular expressions are captured by yyscan() in the first pass, LexSe is not 
longer needed. 
md2flex
flex flex
transducerscanner
machine
description
foo.md
yytrans.cyyscan.c
yyscan.l yytrans.l
 
Figure 8.11.  Overview of the transformer using flex to generate a 
deterministic, two pass recognizing automaton. 
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The two pass transducer scheme, uses yyscan() to recognize regular expression terminals. When 
encountering a regular expression, yyscan() stores the actual string matched by the regular pattern 
into the string table yy_v[]. After scanning the complete RTL-instruction the variable yy_c holds 
the total number of regular expressions matched. The function yytrans() uses these variables to 
construct the assembler instruction. 
Token hiding 
Unfortunately, the two pass transducer introduces a minor problem concerning the literal strings in a 
machine description: the description may contain literal strings that can be matched by one of the 
regular expression definitions. If this is the case, the scanner (yyscan) will either return the token of 
the string or the token of the regular expression. Suppose the token of the string is returned, then a 
RTL-instruction containing the regular expression will not longer be matched by yytrans(), as this 
function expects the token for the regular expression.  
Although this is not significant, the writer of the machine description should be aware of this 
problem when using regular expression definitions in a machine description.  
Example 
Appendix D lists the two flex files yyscan.l and yytrans.l which have been generated by 
md2flex for the machine description of small86. 
8.5 Current Implementation 
The current implementation of COGGEN86’s transformer uses md2flex in combination with flex to 
generate the transducer. Figure 8.12 presents the results of the md2flex transformer on both small86 
and the full machine description of the 8086 (see appendix C  
The last row of Figure 8.12 is the most interesting. It tells us that the machine description of the 8086 
contains more than 1200 legal RTL-instructions and that flex needs more than 13000 NFA states to 
build the recognizing automaton. The sizes of the flex file (90k) and the corresponding C file (257k) 
reveal the “brute force” nature of md2flex.  
The transducer generated by md2flex and flex for the 8086 is fast: it recognizes more than 500 
RTL-instructions per second on a 486DX/33 machine. Recall that the first version of PO, which was 
implemented in SNOBOL4, could process only 1-10 instructions per second. The enormous differences 
in speed and size between these two “brute force” methods indicate that it will be rewarding to 
implement the transformer using a more efficient algorithm [Jongejan et al. 1988]. 
machine module #rules #NFA #DFA .l .c 
small86.md yyscan 8 52 23 8k 41k 
 yytrans 63 505 99 8k 47k 
8086.md yyscan 36 331 174 10k 49k 
 yytrans 1236 13495 2227 90k 257k 
Figure 8.12.  Results of flex files generated with md2flex for  
small.md and 8086.md. 
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9. RESULTS 
This chapter presents the results of COGGEN86, the code generator for Intel’s 8086, that has been 
generated with COGGEN. Section 9.1 discusses the target machine specific parts of COGGEN86. 
Section 9.2 outlines the run-time system of COGGEN86. The current organization of COGGEN86 in 
terms of source code is discussed in 9.3. The chapter is concluded with the benchmark results of 
executables generated with COGGEN86. 
This chapter does not include an example displaying all phases of the compilation process of a 
source code fragment. However, section 7.3 presents the translation of the PASCAL statement 
a := b + c * 2 ; 
to 8086 specific RTL-code (see also section 4.5). Furthermore, the interested reader is encouraged to 
study appendix F, which lists the compilation of a complete TINY PASCAL program. 
Although only the results of the benchmark programs easter and prime are discussed in this 
chapter, it is important to note that other TINY PASCAL programs showed similar results. 
9.1 Machine dependence 
One of the objectives when developing COGGEN was to isolate the machine dependent information of 
a target machine in the machine description only. At the moment, however, the transformer is the only 
module in COGGEN which uses this machine description. Consequently, all other target specific 
information (e.g. the register set of the 8086) had to be hand-written in the various modules. Apart 
from the machine description, information on the 8086 is coded into the following modules of 
COGGEN86: 
 • expander: the expander (i.e. iload, istore) uses the machine register bx for indirect 
addressing; 
 • assigner: the assigner contains a 15-line function which initializes the register descriptor with 
the machine registers of the 8086; 
 • run-time system: some parts of the run-time system are implemented in 8086 assembler; 
 • RTL-language. The RTL-language is not a module, but the fact remains that the target registers 
in the RTL-language and the two-address nature of the RTL-machine have clearly been 
influenced by the 8086.  
So apart from the run-time system, the amount of machine dependent code in these modules is small.  
9.2 Run-time system 
Figure 9.1 shows how a TCGS/COGGEN86 generated program is linked to COGGEN86’s run-time 
system. COGGEN86’s run-time system is different from the one that is used with GUMP86. The 
routines in COGGEN’s run-time system must preserve all registers that are not set by the corresponding 
RTL-instruction. In GUMP86’s run-time system only the run-time stack has to be preserved. 
Consequently, the routines in COGGEN86’s run-time system are slightly slower than their GUMP86 
counterparts. For maintenance reasons, the run-time systems of both code generators should be merged 
into a single run-time system.  
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The run-time system for COGGEN86 consists of three parts: 
 • input/output routines;  
 • segmented memory routines; and 
 • routines that implement the RTL-operators that do not have an orthogonal instruction on 
the 8086. 
The implementation of the I/O service routines (in C) of the RTL-language is straightforward, but the 
other two categories need some explanation.  
9.2.1 Segmented memory routines 
From section 3.3.4 on benchmarks we have learned that executables generated with GUMP86 can be 
sped up by a factor 2.5 if the segmented memory routines are implemented in assembler. Thus, to 
make COGGEN86 as efficient as possible, all four segmented memory routines in COGGEN86’s run-
time system are coded in assembler.  
Furthermore, the memory access routines (LDVAL and STVAL) are optimized towards local 
memory references. The memory access routines first check whether the memory reference is local to 
the current segment. If this is the case, the routines use the fact that r[bp] points to the data part of 
the current segment.  
9.2.2 Implementation of orthogonal RTL-instructions 
The instruction set of the RTL-machine contains three operators that do not have a corresponding 
orthogonal instruction on the 8086 (see also section 6.2.4): multiplication (*), division (/) and 
remainder (%). COGGEN86’s run-time system provides three macros xIMUL, xIDIV and xIMOD that 
implement the orthogonal versions of these RTL-operators. The orthogonal, register preserving macros 
object code
assembler code
source code
executable
assembler
TCGS/CoGGen86
linkerrun-time system
 
Figure 9.1.  Linking a TCGS/COGGEN generated assembler program  
to the run-time system. 
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take at least 12% more time than their non-orthogonal counterparts and in the worst case even 32%. 
The orthogonal usage of the RTL-language justifies the slight loss in efficiency, though. 
9.3 Current organization 
Figure 9.2 summarizes the amount of code in the current implementation of both GUMP86 and 
COGGEN86. The lines of code are the total of lines found in the source files. The number of lines of 
code may seem quite large, but it should be noted that the author of the code heavily comments his 
code and uses white lines to make the source files more readable. As a rule of thumb: a source file 
containing a total of 3n lines contains n lines of pure source code.  
9.4 Benchmarks results 
Figure 9.3 lists the execution times of the benchmark programs easter and prime (see appendix G) 
generated using various compilers/code generators. For completeness the results of GUMP have also 
been included (for details see section 3.3.4). Recall that GUMP86+ is the GUMP implementation for 
Intel’s 8086, in which the segment instructions are coded in assembler instead of in C. 
module source language #lines #bytes 
TINY PASCAL TCGS input script 2300 81k 
 PASCAL 1900 58k 
GUMP86 AWK 1800 59k 
 C 700 19k 
 assembler 900 37k 
expander C++ 8900 283k 
assigner C++ 1400 37k 
transformer C 3000 107k 
rtl2cpp C++ 1400 40k 
run-time system C 600 19k 
 assembler 1100 36k 
 Total 24000 776k 
Figure 9.2.  Amount of code in the current implementation of the code generators 
GUMP86 and COGGEN86.  
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COGGEN86 is the ‘pure’ code generator for the 8086 which does not perform any optimizations other 
than removing dead RTL-instructions during the assigning phase (see section 7.2). COGGEN86+ is the 
code generator in which the expander tries to find local variables in the T-code (see section 6.2.3). 
This is an optimization beyond the implementation of the memory access routines of the run-time 
system. In the run-time system, the memory access routines first have to test whether a variable is 
local or not, before it can use the fact that r[bp] points to the data part of the current segment. Such a 
test on run-time is surely slower than emitting m[r[bp]+dpl] on compile-time.  
 Figure 9.4 summarizes the benchmark results of Figure 9.3 in a bar chart16. Figure 9.3 shows 
that code generated with COGGEN86 is approximately 30% faster than GUMP86+ and more than 60 
times as fast as TCGS’ interpreter. Again, the execution times are normalizes towards TURBO PASCAL, 
whose executables are two times faster than executables generated with a TCGS/COGGEN compiler. 
The COGGEN86+ version of easter is 20% faster than the COGGEN86 version. This is due to 
the fact that the calculation of the day of easter contains many references to local variables (see 
appendix G). Because local variables are less referenced in the program prime, the difference 
between COGGEN86 and COGGEN86+ for prime can almost be neglected. 
                                                     
16. The execution times of the TCGS interpreter have been omitted for obvious reasons. Because it takes the 
TCGS Interpreter more than 200 seconds to finish either easter or prime, including the results of the 
TCGS interpreter in the bar chart would require at least 3 sheets of paper.  
 easter prime 
 time 
(in sec.) 
normalized 
(TP v6.0) 
time  
(in sec.) 
normalized 
(TP v6.0) 
TCGS v2.2 interpreter 214.10 ≈ 130 × 243.76 ≈ 130 × 
GUMP86 11.54 ≈ 7.2 × 15.99 ≈ 8.8 × 
GUMP86+ 4.72 ≈ 3.0 × 6.04 ≈ 3.4 × 
COGGEN86 3.35 ≈ 2.1 × 3.79 ≈ 2.1 × 
COGGEN86+ 2.64 ≈ 1.7 × 3.73 ≈ 2.1 × 
TURBO PASCAL v6.0 1.59 1 1.81 1 
Figure 9.3.  The speed of code generated by a TCGS/COGGEN compiler compared 
to the execution time of the TCGS interpreter, a TCGS/GUMP86+ compiler 
and executables generated by TURBO PASCAL. 
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Figure 9.4.  Results of the benchmark programs as a bar chart. 
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10. CONCLUSIONS 
Section 10.1 of this chapter summarizes the relevant results of the research. Section 10.2 contains 
recommendations for future work. 
10.1 Discussion 
As stated in chapter 1, the goal of this research has been the development of a code generator for 
TCGS. The research has produced two completely different code generators: 
 • GUMP, a simple code generator; and 
 • COGGEN, a retargetable code generator. 
In subsection 10.1.1 the requirements from chapter 1 are compared with the actual implementation of 
the two code generators. The rest of this section presents the conclusions on the simple code generator 
GUMP (10.1.2), the retargetable code generator COGGEN (10.1.3) and the T-machine for the 
intermediate T-code (10.1.4).  
10.1.1 Requirements 
The initial design objectives of the code generators for TCGS were reliability, maintainability and 
retargetability (see chapter 1). Both GUMP and COGGEN fulfill the first two objectives. The GUMP 
code generator is clearly not retargetable, but its straightforward scheme should make it easy to 
implement the code generator on other architectures.  
Theoretically, COGGEN is highly retargetable due to its machine description. With only one 
implementation of the code generator, however, it is not appropriate (yet) to classify COGGEN as 
retargetable. 
The speed and size requirements of both code generators have been of no importance in this 
research. However, it is interesting to see that both code generators are fast enough for prototype 
purposes; within a few seconds the assembler files are generated. GUMP86 is a small compact 
program. Due to the transducer and the implementation in C++, the COGGEN86 code generator is 
quite big.  
Adding new T-code instructions 
Another, minor objective of the code generators for TCGS was that it should be possible, without too 
much effort, to add new T-code instructions to the T-machine.  
GUMP. For the compiler builder who is familiar with the target architecture, adding T-code 
instructions to GUMP is relatively easy. However, for the compiler developer who does not have any 
knowledge of the target machine, this is too difficult: before he can add new T-code instructions, he 
has to make himself comfortable with the target machine. 
COGGEN. Adding new T-code instructions to COGGEN involves altering the code expander to define 
the translation of the new T-code instructions to RTL-code. Because the RTL-language is more or less 
machine-independent, adding new instructions is easier than with GUMP. Furthermore, the object 
oriented implementation of the code expander, will be helpful when adding new T-code instructions. 
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10.1.2 GUMP 
From its humble beginnings, GUMP has evolved to become a serious, compact generator for TCGS. 
An executable generated with GUMP86+ - the optimized implementation of GUMP for Intel’s 8086 
processor - is more than 40 times faster than TCGS’ interpreter and only a factor 3 slower than 
Borland’s TURBO PASCAL compiler. Although there are some optimization strategies that may be 
applied to GUMP, it is not worth the trouble: its simple and clear algorithm is the strength of the code 
generator.  
The straightforward algorithm of GUMP in combination with the more than reasonable results 
make GUMP a good candidate for a first code generator for a compiler. 
10.1.3 COGGEN 
The current version of COGGEN is a minimal code generator system: it does not utilize any of D&F’s 
optimization algorithms. Surprisingly, even without optimizations, the code generated by COGGEN is 
quite fast; code generated with COGGEN86 is more than 60 times faster than TCGS’ interpreter and 
only a factor 2 slower than Borland’s TURBO PASCAL. Code generated with COGGEN86 is 30% faster 
than code generated with GUMP86+.  
From the development and the success of COGGEN we have learned that the bare essentials of 
D&F’s code generator scheme form a good basis for the development of a retargetable code generator. 
The COGGEN system has a good and reliable foundation for future work. However, its significance as 
a retargetable optimizer cannot be determined until optimizing modules have been added to COGGEN 
and the code generator is ported to other architectures.  
Weak points of D&F’s work are the lack of a formal definition for the register transfer notation, 
the brute force approach to the transformer and the strong relationship between the expander and the 
transducer (i.e. machine description). 
Other relevant results and conclusions of the development of COGGEN are listed below.  
RTL. The choice of the intermediate representation is the single most critical design decision, because 
it is the representation on which all optimization phases operate [Brandis 1995]. So far, the RTL-
language has proven to be a convenient intermediate representation in the COGGEN modules. Because 
it is easy to produce (expander), to manipulate (assigner) and to translate to assembler (transducer), it 
fulfills all requirements of an intermediate representation (see section 2.2). 
Furthermore, the language holds some promises: 
 • Instead of using the RTL-language only internally within COGGEN, the language may also be 
used as the intermediate representation between a front end and the back end of a compiler. In 
that case, both the T-code and the expander will not longer be necessary.  
 • Because all machine descriptions should at least support the RTL-language, in theory, the 
machine descriptions will be more uniform. 
Machine Independence. A significant advantage of the organization of COGGEN is that the machine 
dependence is nearly completely isolated in the transformer’s machine description.  
Brute force method. COGGEN’s transformer uses a lexical analyzer tool (i.e. flex) to generate the 
transducer. The approach is feasible and results in a fast but huge transducer automaton. The 
disadvantage of this scheme is clearly the size of the resulting automaton. Even the limited machine 
description for the 8086 (see appendix C) stretches both flex and the C compiler to their limits. 
Consequently, when the machine description for the 8086 has to be augmented (e.g. when optimizing 
modules are added to COGGEN), this transformer scheme will not longer be possible.  
Machine Descriptions. Another weak point of the transformer scheme is the primitive character of the 
machine description: it only describes the syntax direction translation between RTL-language and 
§ 10.1  •  Discussion 109 
assembler instructions of the target machine. It does not identify concepts such as storage classes, 
access modes, register set, etc. as found in the ISP-notation [Bell & Newell 1971]. 
Base Pointer & Local Variables. Most fetches and stores in a program come from a few data areas 
(e.g. local variables of a block structured language). The base pointer -  that always points to the data 
part of the current segment - has been added to the RTL-language to employ this knowledge. The 
expander searches the T-code program for references to local variables and replaces the segmented 
addresses of these variables by their more effective base address. For a program where local variables 
are heavily used (e.g. easter), the performance gain is substantial (see chapter 9). However, a 
problem with this scheme is that the expander cannot identify all local variables. Ideally, the front end 
should differentiate between local and non-local variables. 
Communication between basic blocks. In COGGEN, the implementation between the basic blocks is 
implemented via the run-time stack. The advantage of this method is that basic blocks can be treated 
independently of each other. However, for a future optimizer this is a disadvantage because it will be 
difficult to perform global optimizations.  
Because subroutines pass their arguments on the run-time stack, the current scheme works 
smoothly in combination with subroutines. Consequently, the expander is simplified considerably as it 
does not need to perform extensive flow-of-control analysis to identify the subroutines.  
Independent Modules. In D&F’s PO, the expander and the transducer (i.e. machine description) are 
tightly coupled: each register transfer emitted by the expander should be a valid transfer for the 
corresponding transducer. In COGGEN, the expander and transducer are separated from each other by 
means of the RTL-language. The expander must emit valid RTL-code and the transducer must 
translate every valid RTL-code instruction upon the target machine. Consequently, the COGGEN 
modules are clearly separated, which enhances the maintainability of COGGEN.  
rtl2cpp. COGGEN’s rtl2cpp module serves as an implementation of the abstract RTL-machine. 
This module has proven very useful when testing and debugging RTL-programs, which are produced 
by a COGGEN module. Unlike TCGS’ interpreter, the rtl2cpp program is small because all 
operators in the RTL-language are borrowed from C.  
Register spills. In the chapter on the register assigner we have seen that if only three target registers 
are available for the benchmark programs easter and prime, the assigner is able to do register 
assignment without any register spills. Although this may seem an advantage, it is not. It means that 
COGGEN does not use the target processor’s resources (i.e. registers) very wisely. A future optimizer 
module of COGGEN should implement a register allocation mechanism that maps memory variables 
upon target registers. 
10.1.4 T-machine 
With only 54 instructions and an orthogonal instruction set, the T-machine is an abstract intersection 
machine. This has been advantageous for both GUMP and COGGEN because the number of T-code 
instructions that had to be expanded was small. However, the development of GUMP and COGGEN 
showed that the T-machine also has some disadvantages: 
Segmented Memory Organization. From the development of GUMP we learned that the segmented 
memory organization of the T-machine is very inefficient. Especially the loading and storing of 
variables is costly. For GUMP86, implementation of the segment routines in assembler (instead of C) 
resulted in an overall speed improvement of a factor 2.5.  
Scope & segments. In the T-machine, the creation of a segment and notion of scope are coupled. In a 
language like Algol68, where nearly every statement introduces a new scope, the code suffers heavily 
because of the many, often redundant, instructions needed to create and delete segments.  
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Subroutine Parameters. The T-machine has a single stack. Consequently, for a subroutine, 
communication between caller and callee has to be via this stack. For COGGEN it is important to know 
which values on the stack are temporaries and which values are subroutine arguments. Currently, the 
code expander must perform control-flow analysis to identify subroutine arguments. It would have 
been easier if the T-machine would differentiate between an expression stack (E-stack) and a call stack 
(C-stack). 
10.2 Future work 
As stated earlier, COGGEN is just a minimal code generator system. Below a list of future 
enhancements is presented that may be adopted to make COGGEN a more serious code generator 
system. 
Major enhancements: 
 • Optimizer. Based on a peephole optimizer, the COGGEN system is designed with a future 
(peephole) optimizer in mind. One of the first enhancements to COGGEN should be the 
implementation of D&F’s cacher en combiner modules. 
 • Retargetability test. The retargetability of the COGGEN system should be tested by porting the 
system to other target architectures. 
 • Transformer. The current implementation of the transformer (chapter 8) which uses flex is not 
very elegant. Moreover, the transducer generated by the transformer is too big. The transformer 
should be replaced by a more intelligent recognizing algorithm [Jongejan et al. 1988]. 
 • Communication between basic blocks. Currently the communication between basic blocks is 
implemented via the run-time stack (section 6.3). Johnson et al. [1992] has shown that using the 
SSA form [Alpern et al. 1988] for the register transfers and φ-assignments between basic blocks 
does not only simplify the code generator, it also clarifies the reasoning on optimizations.  
 • RTL-language. Without doubt, the current version of the RTL-language has been influenced by 
the initial target machine, Intel’s 8086 microprocessor. These machine-independent parts of the 
RTL-language should be removed. 
It may be interesting to incorporate some of Brandis’ ideas into the RTL-language. 
Brandis [1995] presents a novel intermediate program representation, which integrates data- and 
control-flow into a single data structure. This provides not just for simpler and faster 
optimization algorithms, but also for more powerful optimization techniques.  
 • Machine description. The machine description is a syntax directed translation between RTL-
code and assembly code for the target machine. Adding concepts such as storage classes, 
addressing modes and instructions to the machine description would not only increase the 
retargetability of COGGEN it would also improve the possibilities of COGGEN to exploit exotic 
features of the target machine. Furthermore, it would be interesting to see whether the ideas 
behind the machine-description language DELTA [Veldhuijzen van Zanten 1992] could be 
incorporated into COGGEN.  
Minor enhancements: 
 • Other front end. The only way code generation techniques can be accurately evaluated is 
through extensive use [Davidson 1987]. Thus, not only should COGGEN be ported to other 
architectures, other front ends should be developed as well.  
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 • Run-time system. The run-time systems of GUMP and COGGEN should be merged. Furthermore, 
a retargetable version of the run-time system should be developed (in C) to simplify the porting 
of GUMP and COGGEN.  
 • TINY PASCAL. Structured types (e.g. arrays) should be added to TINY PASCAL to make the 
comparison with production-quality compilers more realistic. 
 • Implementation of GUMP. Although AWK has been an ideal implementation language for 
GUMP86, it is not very convenient for larger and more complex projects. Now that most of the 
COGGEN system has been implemented in C++, the GUMP code generator should be ported to 
C++ as well. 
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Appendix A 
T-CODE INSTRUCTIONS 
In the table on the next page, the complete instruction set of the T-machine (TCGS version 2.2) is 
concisely summarized. The table lists the effects that the instructions have on the stack. The operators 
of the programming language C [Kernighan & Ritchie 1988] are used to describe these effects. For a 
more detailed discussion of the T-machine the reader is referred to [Schepers & Groen 1992] and 
[Alblas & Nijmeijer 1995]. 
The following operands are used in the description of the instructions: 
operand description 
val any value 
ival integer value 
bval boolean value 
cval character value 
aval alfa value 
sval string value 
sn integer (segment number) 
dpl integer (displacement) 
type string parameter that specifies the type of an object 
nr integer  
level integer  
index integer (index in addresstable) 
name alfa  
label integer (index in addresstable) 
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T-code instruction effect on the stack  description 
inone - ⇒ - do nothing 
ipop val ⇒ - pop top element 
icopy val ⇒ val val copy top element 
ieq val1 val2 ⇒ (val1 == val2) equal 
ine val1 val2 ⇒ (val1 != val2) not equal 
ilt val1 val2 ⇒ (val1 <  val2) less than 
ile val1 val2 ⇒ (val1 <= val2) less or equal 
igt val1 val2 ⇒ (val1 >  val2) greater than 
ige val1 val2 ⇒ (val1 >= val2) greator or equal 
ineg ival ⇒ (- ival) negation 
iadd ival1 ival2 ⇒ (ival1 + ival2) addition 
isub ival1 ival2 ⇒ (ival1 - ival2) subtraction 
imult ival1 ival2 ⇒ (ival1 * ival2) multiplication 
idiv ival1 ival2 ⇒ (ival1 / ival2) division 
imod ival1 ival2 ⇒ (ival1 % ival2) remainder 
inot bval ⇒ (! bval) not 
ior bval1 bval2 ⇒ (bval1 || bval2) or 
iand bva11 bval2 ⇒ (bval1 && bval2) and 
ijump label - ⇒ - unconditional jump 
ijiff label bval ⇒ - jump if bval is false 
ijift label bval ⇒ - jump if bval is true 
icall label - ⇒ - subroutine call 
ireturn - ⇒ - return from call 
istop - ⇒ - stops the program 
icrseg level index name - ⇒ - create segment 
idlseg - ⇒ - delete segment 
ildint ival - ⇒ ival load integer 
ildbool bval - ⇒ bval load boolean 
ildchar cval - ⇒ cval load character 
ildalfa aval - ⇒ aval load alfa 
ildstring sval - ⇒ sval load string 
iadres sn dpl - ⇒ sn dpl load address 
iload sn dpl ⇒ m<sn:dpl> load memory cell 
ildadr sn dpl - ⇒ m<sn:dpl> m<sn:dpl+1> load memory address 
ildvar sn dpl - ⇒ m<sn:dpl> load variable 
istadr sn dpl xsn xdpl ⇒ - store address 
istvar sn dpl val ⇒ - store variable 
istore sn dpl val ⇒ - store memory cell 
irdint - ⇒ ival read integer 
irdbool - ⇒ bval read boolean 
irdchar - ⇒ cval read character 
irdalfa - ⇒ aval read alfa 
irdstring - ⇒ sval  read string 
iread type - ⇒ val read a type value 
iprint ival ⇒ - print integer 
iprbool bval ⇒ - print boolean 
iprchar cval ⇒ - print character 
ipralfa aval ⇒ - print alfa 
iprstring sval ⇒ - print string 
iwrite type val ⇒ - print type value 
iprtxt aval - ⇒ - print alfa 
iprpage nr - ⇒ - print nr page breaks 
iprline nr - ⇒ - print nr line breaks 
iprspace nr - ⇒ - print nr spaces 
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Appendix B 
EBNF-GRAMMAR OF THE RTL-LANGUAGE 
This appendix presents the complete EBNF grammar for the RTL-language. 
All terminals in the grammar are enclosed in boxes . 
 
rtl ::= [ label :  ] rt { ;  rt } . 
rt ::= load_rt 
 | move_rt 
 | operation_rt 
 | branch_rt 
 | routine_rt . 
load_rt ::= reg_cell =  integer . 
move_rt ::= reg_cell =  reg_cell 
 | reg_cell =  mem_cell 
 | mem_cell =  reg_cell . 
operation_rt ::= reg_cell =  unary_op reg_cell 
 | reg_cell =  reg_cell binary_op reg_cell 
 | reg_cell =  service_routine . 
unary_op ::= -   |  !   |  ~  . 
binary_op ::= ar_op  |  rel_op  |  log_op  |  bit_op . 
ar_op ::= +   |  -   |  *   |  /   |  %  . 
rel_op ::= ==   |  !=   |  <   |  <=   |  >=   |  >  . 
log_op ::= &&   |  ||  . 
bit_op ::= &   |  |   |  ^   |  <<   |  >>  . 
branch_rt ::= goto  label 
 | if  condition then  goto  label 
 | rcall  label 
 | rreturn  . 
label ::= identifier . 
condition ::= reg_cell rel_op integer . 
routine_rt ::= service_routine . 
service_routine ::= call  ::  name (  [ param_list ] )  . 
param_list ::= parameter { ,  parameter } . 
name ::= identifier .  
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parameter ::= reg_cell 
 | integer  
 | string . 
reg_cell ::= r  [  register_addr ]  . 
register_addr ::= rtl_reg  
 | target_reg 
 | pseudo_reg . 
rtl_reg ::= sp   |  bp   |  flags  . 
target_reg ::= ax   |  bx   |  cx   |  dx   
 | si   |  di   |  cs   |  ds   |  es   |  ss  . 
pseudo_reg ::= integer . 
mem_cell ::= m  [  absolute_addr ]   
 | m  <  segment_addr >  . 
absolute_addr ::= direct_addr 
 | indirect_addr 
 | base_addr . 
segment_addr ::= sn :  dpl . 
direct_addr ::= integer 
 | identifier . 
indirect_addr ::= reg_cell .  
base_addr ::= reg_cell ( +   |  -  ) base_dpl . 
sn ::= word . 
dpl ::= word . 
base_dpl ::= word . 
word ::= reg_cell 
 | integer . 
 
 
 
The grammar contains three nonterminals that are not formally defined:  
 • An identifier is a sequence of one or more characters, where the first character is either a 
letter or an underscore, and any other letter is a letter, a digit or an underscore (e.g. _rtl23).  
 • An integer is a sequence of digits, representing a positive number (e.g. 27). 
 • A string is a sequence of characters enclosed in double quotes (e.g. "string").  
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Appendix C 
MACHINE DESCRIPTION FOR THE 8086 
 
/* [file: 8086.md, started: 12-DEC-94 13:54] 
 * 
 * Machine Description for Intel's 8086 microprocessor. 
 * 
 * CHANGES 
 *      12-DEC-94  TC  Started. 
 *      21-JUN-95  TC  - Machine description now works correctly 
 *                       with CoGGen86. 
 *      27-JUN-95  TC  - Removed assignments to the program counter PC 
 *                       from the RTL-language. 
 *      05-JUL-95  TC  - Cleaned up machine description for inclusion 
 *                       in the Thesis. 
 */ 
 
/* ------------------------- regular expressions -------------------------- */ 
 
int         [0-9]+ 
label       "L"[0-9]+ 
 
%% 
 
/* ------------------------------ registers ------------------------------- */ 
 
gen_reg     :   "r[ax]"                 = "ax" 
            |   "r[cx]"                 = "cx" 
            |   "r[dx]"                 = "dx" ; 
base_reg    :   "r[bx]"                 = "bx" 
            |   "r[bp]"                 = "bp" ; 
index_reg   :   "r[si]"                 = "si" 
            |   "r[di]"                 = "di" ; 
stackreg    :   "r[sp]"                 = "sp" ; 
flagreg     :   "r[flags]"              = "r[flags]" ; 
pseudo_reg  :   "r[" int "]"            = "r[" int "]" ; 
reg         :   gen_reg                 = gen_reg 
            |   base_reg                = base_reg 
            |   index_reg               = index_reg 
            |   pseudo_reg              = pseudo_reg ; 
reg1        :   reg                     = reg ; 
reg2        :   reg                     = reg ; 
 
/* ------------------------------- memory  -------------------------------- */ 
 
sn          :   int                     = int ; 
dpl         :   int                     = int ; 
abs_addr    :   int                     = "pseudo+2*" int ; 
seg_addr    :   sn ":" dpl              = sn ", " dpl ; 
abs_mem     :   "m[" abs_addr "]"       = abs_addr ; 
seg_mem     :   "m<" seg_addr ">"       = seg_addr ; 
disp        :   "+" int                 = "+2*" int 
            |   "-" int                 = "-2*" int ; 
indexed     :   base_reg                = base_reg 
            |   index_reg               = index_reg 
            |   base_reg disp           = base_reg disp 
            |   index_reg disp          = index_reg disp ; 
index_mem   :   "m[" indexed "]"        = "[" indexed "]" ; 
mem         :   abs_mem                 = abs_mem 
            |   index_mem               = index_mem ; 
 
/* ------------------------------- symbols -------------------------------- */ 
 
lab         :   label                   = label ; 
level       :   int                     = int ; 
length      :   int                     = int ; 
call        :   "call::"                = "call::" ; 
relop       :   "=" "="                 = "e" 
            |   "!" "="                 = "ne" 
            |   "<"                     = "l" 
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            |   "<" "="                 = "le" 
            |   ">" "="                 = "ge" 
            |   ">"                     = "g" ; 
 
/* ----------------------------- instructions ----------------------------- */ 
 
instr       /* -- load and move instructions ------------------------------ */ 
 
            :   reg "=" int             = "mov " reg ", " int 
            |   reg1 "=" reg2           = "mov " reg1 ", " reg2 
            |   reg "=" mem             = "mov " reg ", " mem 
            |   reg "=" seg_mem         = "LDVAL " reg ", " seg_mem 
            |   mem "=" reg             = "mov " mem ", " reg 
            |   seg_mem "=" reg         = "STVAL " reg ", " seg_mem 
            |   flagreg "=" reg         = "test " reg ", 0001h" 
 
            /* -- unary operators ----------------------------------------- */ 
 
            |   reg "=" "-" reg         = "neg " reg 
            |   reg "=" "!" reg 
                =      "neg " reg              "\n" 
                  "\t" "sbb " reg  ", " reg    "\n" 
                  "\t" "inc " reg 
 
            |   reg "=" "~" reg         = "not " reg 
 
            /* -- binary: arithmetic -------------------------------------- */ 
 
            |   reg1 "=" reg1 "+" reg2  = "add " reg1 ", " reg2 
            |   reg1 "=" reg1 "-" reg2  = "sub " reg1 ", " reg2 
            |   reg1 "=" reg1 "*" reg2  = "xIMUL " reg1 ", " reg2 
            |   reg1 "=" reg1 "/" reg2  = "xIDIV " reg1 ", " reg2 
            |   reg1 "=" reg1 "%" reg2  = "xIMOD " reg1 ", " reg2 
 
            /* -- binary: relational -------------------------------------- */ 
 
            |   reg1 "=" reg1 relop reg2 = "cmp" relop " " reg1 ", " reg2 
 
            /* -- binary: logical ----------------------------------------- */ 
 
            |   reg1 "=" reg1 "&" "&" reg2 
                =      "and " reg1 ", " reg2     "\n" 
                  "\t" "and " reg1 ", 0001h" 
 
            |   reg1 "=" reg1 "|" "|" reg2 
                =      "or  " reg1 ", " reg2     "\n" 
                  "\t" "and " reg1 ", 0001h" 
 
            /* -- binary: bitwise ----------------------------------------- */ 
 
            /*  >> Not yet supported << 
            |   reg1 "=" reg1 "&" reg2  = "and " reg1 ", " reg2 
            |   reg1 "=" reg1 "|" reg2  = "or " reg1 ", " reg2 
            |   reg1 "=" reg1 "^" reg2  = "xor " reg1 ", " reg2 
 
            |   reg1 "=" reg1 "<" "<" reg2 = "SHL " reg1 ", " reg2 
            |   reg1 "=" reg1 ">" ">" reg2 = "SHR " reg1 ", " reg2 
            */ 
 
            /* -- branches ------------------------------------------------ */ 
 
            |   "goto " lab             = "jmp " lab 
            |   "if " flagreg relop int " then goto " lab 
                = "jx" relop " " lab 
 
            /* -- subroutine support -------------------------------------- */ 
 
            |   "rcall " lab            = "RCALL " lab 
            |   "rreturn"               = "RRETURN" 
 
            /* -- stack instructions -------------------------------------- */ 
 
            |   stackreg "=" stackreg "-" int ";" "m[" stackreg "]" "=" reg 
                = "push " reg 
 
            |   reg "=" "m[" stackreg "]" ";" stackreg "=" stackreg "+" int 
                = "pop " reg 
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            /* -- service routines ---------------------------------------- */ 
 
            |   call "Nop()" 
                = "nop " 
 
            |   "r[bp]" "=" call "CreateSegment(" level "," length ")" 
                = "CRSEG " level ", " length 
 
            |   "r[bp]" "=" call "DeleteSegment()" 
                = "DLSEG" 
 
            |   reg "=" call "StoreString(" int ")" 
                = "STORE_STRING " reg ", " int 
 
            |   reg "=" call "Read(" int ")" 
                = "READ " reg ", " int 
 
            |   call "Print(" reg "," int ")" 
                = "PRINT " reg ", " int 
 
            |   call "PrintPage(" int ")" 
                = "PRINT_PAGE " int 
 
            |   call "PrintLine(" int ")" 
                = "PRINT_LINE " int 
 
            |   call "PrintSpace(" int ")" 
                = "PRINT_SPACE " int 
 
            |   call "Exit()" 
                = "EXIT" 
 
            /* -- user defined service routines (Tiny Pascal) ------------- */ 
 
            |   reg "=" call "RealAddr(" sn "," dpl ")" 
                = "REAL_ADDR " reg ", " sn ", " dpl 
 
            |   stackreg "=" call "StoreArgs(" int ")" 
                = "STORE_ARGS " int 
 
            |   reg "=" call "Pred(" reg "," int ")" 
                = "PRED " reg ", " int 
 
            |   reg "=" call "Succ(" reg "," int ")" 
                = "SUCC " reg ", " int 
            ; 
 
/* ------------------------------------------------------------------------ */ 
 
/* EOF: 8086.md */ 
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Appendix D 
SMALL86 - MD2FLEX OUTPUT 
This appendix shows the output files generated by md2flex for a small 8086-like machine: 
small86.  
Figure D.1 shows the two flex specification files generated by md2flex for the machine description 
of small86: small86.md (section D.1). The file yyscan.l (section D.2) contains the 
specification for the scanner. The file yytrans.l (section D.3) contains the specification of the 
actual transducer. See chapter 8, for details on md2flex. 
D.1  small86 - machine description (small86.md) 
 
/* [file: small86.md, started: 08-DEC-94 15:46] 
 * 
 * Machine Description for a small 8086-like machine. 
 */ 
 
int     [0-9]+ 
%% 
addr    :   int                       = "DS:" int ; 
mem     :   "m[" addr "]"             = addr ; 
reg     :   "r[ax]"                   = "ax" 
        |   "r[bx]"                   = "bx" 
        |   "r[cx]"                   = "cx" 
        |   "r[dx]"                   = "dx" ; 
reg1    :   reg                       = reg  ; 
reg2    :   reg                       = reg  ; 
instr   :   reg "=" int               = "mov " reg ", " int 
        |   reg1 "=" reg2             = "mov " reg1 ", " reg2 
        |   reg "=" mem               = "mov " reg ", " mem 
        |   mem "=" reg               = "mov " mem ", " reg 
        |   reg1 "=" reg1 "+" reg2    = "add " reg1 ", " reg2 
        |   reg1 "=" reg1 "-" reg2    = "sub " reg1 ", " reg2 ; 
 
/* EOF: small86.md */ 
md2flex
small86.md
yyscan.l yytrans.l 
Figure D.1  Output generated by md2flex for small86.md 
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D.2  small86 - scanner specification (yyscan.l) 
Below the file yyscan.l is listed. Function definitions have been omitted.  
 
%{ 
#define SAVE_REGEX  _SaveRegex() 
%} 
 
int [0-9]+ 
 
%% 
 
"r[ax]" { return('é') ; } 
"r[bx]" { return('â') ; } 
"r[cx]" { return('ä') ; } 
"r[dx]" { return('à') ; } 
"m[" { return('ü') ; } 
 
{int} { SAVE_REGEX ; return('Ç') ; } 
. { return(yytext[0]) ; } 
\n { return('\n') ; } 
 
%% 
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D.3  small86 - transducer specification (yytrans.l) 
Below the file yytrans.l is listed. Function definitions have been omitted.  
 
%{ 
#define MAX_ATTR_BUF    1024 
 
#define VALID           return(1) 
#define INVALID         return(0) 
 
extern char*            yy_v[] ;        /* regular expression array         */ 
extern int              yy_c ;          /* number of entries in yy_v[]      */ 
 
char                    yy_attr[MAX_ATTR_BUF] ; 
%} 
 
%% 
 
^é"="Ç { sprintf(yy_attr, "mov ax, %s", yy_v[0]) ; VALID ; }  
^â"="Ç { sprintf(yy_attr, "mov bx, %s", yy_v[0]) ; VALID ; }  
^ä"="Ç { sprintf(yy_attr, "mov cx, %s", yy_v[0]) ; VALID ; }  
^à"="Ç { sprintf(yy_attr, "mov dx, %s", yy_v[0]) ; VALID ; }  
^é"="é { sprintf(yy_attr, "mov ax, ax") ; VALID ; }  
^â"="é { sprintf(yy_attr, "mov bx, ax") ; VALID ; }  
^ä"="é { sprintf(yy_attr, "mov cx, ax") ; VALID ; }  
^à"="é { sprintf(yy_attr, "mov dx, ax") ; VALID ; }  
^é"="â { sprintf(yy_attr, "mov ax, bx") ; VALID ; }  
^â"="â { sprintf(yy_attr, "mov bx, bx") ; VALID ; }  
^ä"="â { sprintf(yy_attr, "mov cx, bx") ; VALID ; }  
^à"="â { sprintf(yy_attr, "mov dx, bx") ; VALID ; }  
^é"="ä { sprintf(yy_attr, "mov ax, cx") ; VALID ; }  
^â"="ä { sprintf(yy_attr, "mov bx, cx") ; VALID ; }  
^ä"="ä { sprintf(yy_attr, "mov cx, cx") ; VALID ; }  
^à"="ä { sprintf(yy_attr, "mov dx, cx") ; VALID ; }  
^é"="à { sprintf(yy_attr, "mov ax, dx") ; VALID ; }  
^â"="à { sprintf(yy_attr, "mov bx, dx") ; VALID ; }  
^ä"="à { sprintf(yy_attr, "mov cx, dx") ; VALID ; }  
^à"="à { sprintf(yy_attr, "mov dx, dx") ; VALID ; }  
^é"="üÇ"]" { sprintf(yy_attr, "mov ax, DS:%s", yy_v[0]) ; VALID ; }  
^â"="üÇ"]" { sprintf(yy_attr, "mov bx, DS:%s", yy_v[0]) ; VALID ; }  
^ä"="üÇ"]" { sprintf(yy_attr, "mov cx, DS:%s", yy_v[0]) ; VALID ; }  
^à"="üÇ"]" { sprintf(yy_attr, "mov dx, DS:%s", yy_v[0]) ; VALID ; }  
^üÇ"]""="é { sprintf(yy_attr, "mov DS:%s, ax", yy_v[0]) ; VALID ; }  
^üÇ"]""="â { sprintf(yy_attr, "mov DS:%s, bx", yy_v[0]) ; VALID ; }  
^üÇ"]""="ä { sprintf(yy_attr, "mov DS:%s, cx", yy_v[0]) ; VALID ; }  
^üÇ"]""="à { sprintf(yy_attr, "mov DS:%s, dx", yy_v[0]) ; VALID ; }  
^é"="é"+"é { sprintf(yy_attr, "add ax, ax") ; VALID ; }  
^â"="â"+"é { sprintf(yy_attr, "add bx, ax") ; VALID ; }  
^ä"="ä"+"é { sprintf(yy_attr, "add cx, ax") ; VALID ; }  
^à"="à"+"é { sprintf(yy_attr, "add dx, ax") ; VALID ; }  
^é"="é"+"â { sprintf(yy_attr, "add ax, bx") ; VALID ; }  
^â"="â"+"â { sprintf(yy_attr, "add bx, bx") ; VALID ; }  
^ä"="ä"+"â { sprintf(yy_attr, "add cx, bx") ; VALID ; }  
^à"="à"+"â { sprintf(yy_attr, "add dx, bx") ; VALID ; }  
^é"="é"+"ä { sprintf(yy_attr, "add ax, cx") ; VALID ; }  
^â"="â"+"ä { sprintf(yy_attr, "add bx, cx") ; VALID ; }  
^ä"="ä"+"ä { sprintf(yy_attr, "add cx, cx") ; VALID ; }  
^à"="à"+"ä { sprintf(yy_attr, "add dx, cx") ; VALID ; }  
^é"="é"+"à { sprintf(yy_attr, "add ax, dx") ; VALID ; }  
^â"="â"+"à { sprintf(yy_attr, "add bx, dx") ; VALID ; }  
^ä"="ä"+"à { sprintf(yy_attr, "add cx, dx") ; VALID ; }  
^à"="à"+"à { sprintf(yy_attr, "add dx, dx") ; VALID ; }  
^é"="é"-"é { sprintf(yy_attr, "sub ax, ax") ; VALID ; }  
^â"="â"-"é { sprintf(yy_attr, "sub bx, ax") ; VALID ; }  
^ä"="ä"-"é { sprintf(yy_attr, "sub cx, ax") ; VALID ; }  
^à"="à"-"é { sprintf(yy_attr, "sub dx, ax") ; VALID ; }  
^é"="é"-"â { sprintf(yy_attr, "sub ax, bx") ; VALID ; }  
^â"="â"-"â { sprintf(yy_attr, "sub bx, bx") ; VALID ; }  
^ä"="ä"-"â { sprintf(yy_attr, "sub cx, bx") ; VALID ; }  
^à"="à"-"â { sprintf(yy_attr, "sub dx, bx") ; VALID ; }  
^é"="é"-"ä { sprintf(yy_attr, "sub ax, cx") ; VALID ; }  
^â"="â"-"ä { sprintf(yy_attr, "sub bx, cx") ; VALID ; }  
^ä"="ä"-"ä { sprintf(yy_attr, "sub cx, cx") ; VALID ; }  
^à"="à"-"ä { sprintf(yy_attr, "sub dx, cx") ; VALID ; }  
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^é"="é"-"à { sprintf(yy_attr, "sub ax, dx") ; VALID ; }  
^â"="â"-"à { sprintf(yy_attr, "sub bx, dx") ; VALID ; }  
^ä"="ä"-"à { sprintf(yy_attr, "sub cx, dx") ; VALID ; }  
^à"="à"-"à { sprintf(yy_attr, "sub dx, dx") ; VALID ; }  
^;.*$ { /* comment */ ; }  
^.* { INVALID ; } 
\n* { ; } 
 
%% 
 
Appendix E  •  Tiny Pascal  131 
Appendix E 
Tiny Pascal 
This appendix presents a concise description of the TINY PASCAL programming language. TINY 
PASCAL is a small subset of the programming language PASCAL [Jensen & Wirth 1985]. The following 
enumeration of features lists all PASCAL language elements that are present in TINY PASCAL (see also 
the Report-part of [Jensen & Wirth 1985]). 
Idenfifiers. Identifiers in TINY PASCAL denote constants, variables, procedures or functions.  
Data types. TINY PASCAL only supports the three simple ordinal data types of PASCAL: integer, 
boolean and char.  
Constants. Constants are the particular values which variables of the data types of TINY PASCAL may 
take. TINY PASCAL supports two predefined constant identifiers of the boolean type: TRUE and 
FALSE. A constant definition (CONST) introduces a constant identifier to denote the value that is 
specified by the constant in the definition. 
Variables. A variable possesses a type that is determined by its declaration, and may take on values 
only of that type. A variable declaration (VAR) introduces one or more variable identifiers and the 
type that each one possesses. 
Expressions. Expressions are rules for the computation of new values. They consist of one or more 
operands (i.e. values of variables and constants) combined by means of operators. TINY PASCAL 
supports all operators that are defined in PASCAL for the data types of TINY PASCAL.  
Statement. TINY PASCAL supports the following PASCAL statements: 
 • assignment statement;  
 • procedure statement; 
 • compound statement (BEGIN/END); 
 • IF-statement1; 
 • WHILE-statement; 
 • FOR-statement 
Procedures & functions. Procedures and functions are fully supported in TINY PASCAL, including 
value and reference parameters. 
Predeclared procedures and functions. TINY PASCAL supports the following predeclared procedures 
and functions: 
 • PROCEDURE Read(v); where v is variable; 
 • PROCEDURE Write(e1, ..., en); where ei represent expressions; 
 • PROCEDURE WriteLn(e1, ..., en); where ei represent expressions; 
 • FUNCTION Ord(x); which returns the ordinal number of x; 
 • FUNCTION Succ(x); whichs returns the successor of x; 
 • FUNCTION Pred(x); which returns the predecessor of x. 
                                                     
1. Because TCGS [Albas & Schaap-Kruseman 1990] is a strict LL(1) parser generator the ‘dangling ELSE’ 
problem cannot be solved by the parser. To get round this problem, a closing symbol FI has been 
introduced that ends all IF-statements. Note that is not standard-PASCAL. 
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Appendix F 
INTERMEDIATE REPRESENTATIONS FOR A Tiny Pascal PROGRAM 
This appendix presents the intermediate representations of a sample TINY PASCAL program during 
several compilation and code generation phases. The TINY PASCAL program is included in section F.1. 
Figure F.1 (on the next page) shows an overview of the intermediate representations used in various 
code generators. The various type of representations are indentified by the file name extension 
commonly used for the type of code: 
The intermediate representations surrounded by an ellipse are presented in this appendix.  
.pas PASCAL code 
.tgc T-code, output of a TCGS front end 
.asm assembler code 
.rtl RTL-code 
.cpp C++ code 
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.pas
.exe .tgc .tgc
.asm
.exe .rtl
.asm
.exe .exe
.cpp
.rtl
.rtl .rtl
.tgc .tgc
.pas .pas .pas .pas
Turbo
Pascal
TCGS
Interpreter Gump86
CoGGen86
rtl2cppCoGGen86
Turbo
Pascal
TCGS
Tiny Pascal
TCGS
interpreter
Gump86
assembler assigner
transducer
assembler C++ compiler
rtl2cpp
assigner
expander expander
TCGS
Tiny Pascal
TCGS
Tiny Pascal
TCGS
Tiny Pascal
 
Figure F.1.  Overview of the intermediate representations in the 
various code generators of a (TINY) PASCAL compiler. 
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F.1  [.pas] Example program (sum.pas) in TINY PASCAL  
 
(* file    : sum.pas 
 * started : 26-JUN-95 17:57 
 * 
 * This program reads an integer n from the input, and writes the sum 
 * of the range 1+2+3+...+n to the output. 
 *) 
 
PROGRAM WriteSum ; 
 
    VAR n : integer ; 
 
    FUNCTION Sum(n: integer) : integer ; 
 
        VAR i, s: integer ; 
 
        BEGIN (* Sum *) 
            s := 0 ; 
            FOR i:=1 TO n DO 
            BEGIN 
                s := s + i 
            END ; 
            Sum := s 
        END ; 
 
    BEGIN (* WriteSum *) 
        Read(n) ; 
        WriteLn(n, Sum(n)) 
    END. 
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F.2  [.tgc] T-code generated by TCGS front end 
 
tp_sum.inp tinypas targetcode generation on 26-06-1995 at 18:01:31 
 
 
LABELNR    IC         CODE      PARAMETERS 
 
   
            1   23    ICRSEG    1    1   'Program Block'   
            2   32     IJUMP    3   
    2 :     3   23    ICRSEG    2    4   'FUNCTION Sum'   
            4   57   ISTARGS     1   
            5   18    ILDINT         0   
            6   29    ISTVAR    2    3   
            7   18    ILDINT         1   
            8   29    ISTVAR    2    2   
            9   27    ILDVAR    2    0   
           10    2     ICOPY   
           11   27    ILDVAR    2    2   
           12    8       ILT   
           13   34     IJIFT    7   
           14   32     IJUMP    6   
    5 :    15   27    ILDVAR    2    2   
           16   59     ISUCC 32767   
           17   29    ISTVAR    2    2   
    6 :    18   27    ILDVAR    2    3   
           19   27    ILDVAR    2    2   
           20   13      IADD   
           21   29    ISTVAR    2    3   
           22    2     ICOPY   
           23   27    ILDVAR    2    2   
           24    7       INE   
           25   34     IJIFT    5   
    7 :    26    1      IPOP   
           27   27    ILDVAR    2    3   
           28   29    ISTVAR    2    1   
           29   27    ILDVAR    2    1   
           30   24    IDLSEG   
           31   36   IRETURN   
    3 :    32    0     INONE   
           33   47     IREAD   'INT'   
           34   29    ISTVAR    1    0   
           35   27    ILDVAR    1    0   
           36   48    IWRITE   'INT'   
           37   27    ILDVAR    1    0   
           38   35     ICALL    2   
           39   48    IWRITE   'INT'   
           40   51   IPRLINE     1   
           41   24    IDLSEG   
           42   53     ISTOP   
 
    0   end of targetcode generation 
 
 
 LABELNR   IC 
 
    1 :     1 
    2 :     3 
    3 :    32 
    4 :     4 
    5 :    15 
    6 :    18 
    7 :    26 
 
    0   end of addresstable 
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F.3  [.asm] Assembler code generated by GUMP86 
 
                .MODEL  SMALL, C        ; small model, C calling convention 
                NOWARN  icg             ; disable inefficient code ..  
                                        ; .. warnings  
                 
                INCLUDE gump86.hsm      ; include macros 
                .LIST                   ; begin listing 
                 
                PUBLIC  TGCprog         ; global procedure TGCprog 
                 
                .DATA                   ; start data segment 
                 
 
                ; segment length constants 
 
                S1   EQU  1 
                S4   EQU  4 
 
 
                .CODE                   ; start code segment 
 
TGCprog         PROC                    ; assembly version of T-code program 
 
; tp_sum.inp tinypas targetcode generation on 07-07-1995 at 23:18:23 
;  
;  
; LABELNR    IC         CODE      PARAMETERS 
;  
;    
;             1   23    ICRSEG    1    1   'Program Block'   
                CRSEG   1, S1           ; create new segment 
;             2   32     IJUMP    3   
                jmp     L3              ; jump to 
;     2 :     3   23    ICRSEG    2    4   'FUNCTION Sum'   
L2: 
                CRSEG   2, S4           ; create new segment 
;             4   57   ISTARGS     1   
                STOREARGS 1             ; store 1 arguments 
;             5   18    ILDINT         0   
                mov     ax, 0            
                push    ax              ; push integer 
;             6   29    ISTVAR    2    3   
                pop     ax              ; val 
                mov     bx, 2           ; sn 
                mov     cx, 3           ; dpl 
                STVAL                   ; M[sn:dpl] = value 
;             7   18    ILDINT         1   
                mov     ax, 1            
                push    ax              ; push integer 
;             8   29    ISTVAR    2    2   
                pop     ax              ; val 
                mov     bx, 2           ; sn 
                mov     cx, 2           ; dpl 
                STVAL                   ; M[sn:dpl] = value 
;             9   27    ILDVAR    2    0   
                mov     bx, 2           ; sn 
                mov     cx, 0           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            10    2     ICOPY   
                mov     bp, sp          ; get pointer to top element 
                push    [bp]            ; push top element => copy 
;            11   27    ILDVAR    2    2   
                mov     bx, 2           ; sn 
                mov     cx, 2           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            12    8       ILT   
                pop    bx               ; get val2 
                pop    ax               ; get val1 
                cmpl    ax, bx          ; AX = (AX < BX) 
                push    ax              ; push result 
;            13   34     IJIFT    7   
                pop     ax              ; get bval 
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                and     ax, 0001h       ; keep last bit and set status flags 
                jxnz    L7              ; if (bval != 0) then extended jump 
;            14   32     IJUMP    6   
                jmp     L6              ; jump to 
;     5 :    15   27    ILDVAR    2    2   
L5: 
                mov     bx, 2           ; sn 
                mov     cx, 2           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            16   59     ISUCC 32767   
                SUCC 32767              ; successor 
;            17   29    ISTVAR    2    2   
                pop     ax              ; val 
                mov     bx, 2           ; sn 
                mov     cx, 2           ; dpl 
                STVAL                   ; M[sn:dpl] = value 
;     6 :    18   27    ILDVAR    2    3   
L6: 
                mov     bx, 2           ; sn 
                mov     cx, 3           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            19   27    ILDVAR    2    2   
                mov     bx, 2           ; sn 
                mov     cx, 2           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            20   13      IADD   
                pop     bx              ; ival2 
                pop     ax              ; ival1 
                add     ax, bx          ; ival1 + ival2 
                push    ax              ; push result 
;            21   29    ISTVAR    2    3   
                pop     ax              ; val 
                mov     bx, 2           ; sn 
                mov     cx, 3           ; dpl 
                STVAL                   ; M[sn:dpl] = value 
;            22    2     ICOPY   
                mov     bp, sp          ; get pointer to top element 
                push    [bp]            ; push top element => copy 
;            23   27    ILDVAR    2    2   
                mov     bx, 2           ; sn 
                mov     cx, 2           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            24    7       INE   
                pop    bx               ; get val2 
                pop    ax               ; get val1 
                cmpne   ax, bx          ; AX = (AX != BX) 
                push    ax              ; push result 
;            25   34     IJIFT    5   
                pop     ax              ; get bval 
                and     ax, 0001h       ; keep last bit and set status flags 
                jxnz    L5              ; if (bval != 0) then extended jump 
;     7 :    26    1      IPOP   
L7: 
                pop     ax              ; pop and discard the stack 
;            27   27    ILDVAR    2    3   
                mov     bx, 2           ; sn 
                mov     cx, 3           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            28   29    ISTVAR    2    1   
                pop     ax              ; val 
                mov     bx, 2           ; sn 
                mov     cx, 1           ; dpl 
                STVAL                   ; M[sn:dpl] = value 
;            29   27    ILDVAR    2    1   
                mov     bx, 2           ; sn 
                mov     cx, 1           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            30   24    IDLSEG   
                DLSEG                   ; delete current segment 
;            31   36   IRETURN   
                xRET                    ; return from subroutine 
;     3 :    32    0     INONE   
L3: 
                nop                      
;            33   47     IREAD   'INT'   
                RDINT                   ; read integer 
;            34   29    ISTVAR    1    0   
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                pop     ax              ; val 
                mov     bx, 1           ; sn 
                mov     cx, 0           ; dpl 
                STVAL                   ; M[sn:dpl] = value 
;            35   27    ILDVAR    1    0   
                mov     bx, 1           ; sn 
                mov     cx, 0           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            36   48    IWRITE   'INT'   
                PRTINT                  ; print integer 
;            37   27    ILDVAR    1    0   
                mov     bx, 1           ; sn 
                mov     cx, 0           ; dpl 
                LDVAL                   ; push M[sn:dpl] 
;            38   35     ICALL    2   
                xCALL     L2            ; call subroutine L2 
;            39   48    IWRITE   'INT'   
                PRTINT                  ; print integer 
;            40   51   IPRLINE     1   
                PRT_LF  1               ; print 1 line feeds 
;            41   24    IDLSEG   
                DLSEG                   ; delete current segment 
;            42   53     ISTOP   
                EXIT                    ; exit the program 
;  
;     0   end of targetcode generation 
;  
;  
;  LABELNR   IC 
;  
;     1 :     1 
;     2 :     3 
;     3 :    32 
;     4 :     4 
;     5 :    15 
;     6 :    18 
;     7 :    26 
;  
;     0   end of addresstable 
TGCprog         ENDP                    ; assembly version of T-code program 
 
                END                     ; end of assembler file 
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F.4  [.rtl] RTL-code generated by COGGEN86’s expander 
 
; -- RTL fragments of all basic blocks in the table 
; -- Generated by CoGGen on: Fri Jul  7 23:21:02 1995 
 
 
; Basic Block 1 
; -- prologue 
; -- body 
r[bp]=call::CreateSegment(1,1) 
; -- epilogue 
; -- branch 
goto L3 
 
; Basic Block 3(L2) 
; -- prologue 
; -- body 
r[bp]=call::CreateSegment(2,4) 
r[sp]=call::StoreArgs(1) 
r[15]=0 
m<2:3>=r[15] 
r[16]=1 
m<2:2>=r[16] 
r[17]=m<2:0> 
r[18]=r[17] 
r[19]=m<2:2> 
r[20]=r[18] 
r[18]=r[18]<r[19] 
; -- epilogue 
r[sp]=r[sp]-1;m[r[sp]]=r[17] 
; -- branch 
r[flags]=r[18] 
if r[flags]!=0 then goto L7 
 
; Basic Block 14 
; -- prologue 
; -- body 
; -- epilogue 
; -- branch 
goto L6 
 
; Basic Block 15(L5) 
; -- prologue 
; -- body 
r[21]=m<2:2> 
r[22]=r[21] 
r[21]=call::Succ(r[21],32767) 
m<2:2>=r[21] 
; -- epilogue 
; -- branch 
 
; Basic Block 18(L6) 
; -- prologue 
r[26]=m[r[sp]];r[sp]=r[sp]+1 
; -- body 
r[23]=m<2:3> 
r[24]=m<2:2> 
r[25]=r[23] 
r[23]=r[23]+r[24] 
m<2:3>=r[23] 
r[27]=r[26] 
r[28]=m<2:2> 
r[29]=r[27] 
r[27]=r[27]!=r[28] 
; -- epilogue 
r[sp]=r[sp]-1;m[r[sp]]=r[26] 
; -- branch 
r[flags]=r[27] 
if r[flags]!=0 then goto L5 
 
; Basic Block 26(L7) 
; -- prologue 
r[30]=m[r[sp]];r[sp]=r[sp]+1 
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; -- body 
call::Nop() 
r[31]=m<2:3> 
m<2:1>=r[31] 
r[32]=m<2:1> 
r[bp]=call::DeleteSegment() 
; -- epilogue 
r[sp]=r[sp]-1;m[r[sp]]=r[32] 
; -- branch 
rreturn 
 
; Basic Block 32(L3) 
; -- prologue 
; -- body 
call::Nop() 
r[33]=call::Read(1) 
m<1:0>=r[33] 
r[34]=m<1:0> 
call::Print(r[34],1) 
r[35]=m<1:0> 
; -- epilogue 
r[sp]=r[sp]-1;m[r[sp]]=r[35] 
; -- branch 
rcall L2 
 
; Basic Block 39 
; -- prologue 
r[36]=m[r[sp]];r[sp]=r[sp]+1 
; -- body 
call::Print(r[36],1) 
call::PrintLine(1) 
r[bp]=call::DeleteSegment() 
call::Exit() 
; -- epilogue 
; -- branch 
 
142 Appendix F  •  Intermediate Representations for a Tiny Pascal program  
F.5  [.rtl] RTL-code generated by COGGEN86’s assigner 
 
; -- RTL fragments of all basic blocks in the table 
; -- Generated by CoGGen on: Fri Jul  7 23:21:48 1995 
 
 
; Basic Block 1 
; -- prologue 
; -- body 
r[bp]=call::CreateSegment(1,1) 
goto L3 
; -- epilogue 
; -- branch 
 
; Basic Block 3(L2) 
; -- prologue 
; -- body 
r[bp]=call::CreateSegment(2,4) 
r[sp]=call::StoreArgs(1) 
r[ax]=0 
m<2:3>=r[ax] 
r[cx]=1 
m<2:2>=r[cx] 
r[dx]=m<2:0> 
r[si]=r[dx] 
r[di]=m<2:2> 
r[si]=r[si]<r[di] 
r[sp]=r[sp]-1;m[r[sp]]=r[dx] 
r[flags]=r[si] 
if r[flags]!=0 then goto L7 
; -- epilogue 
; -- branch 
 
; Basic Block 14 
; -- prologue 
; -- body 
goto L6 
; -- epilogue 
; -- branch 
 
; Basic Block 15(L5) 
; -- prologue 
; -- body 
r[ax]=m<2:2> 
r[ax]=call::Succ(r[ax],32767) 
m<2:2>=r[ax] 
; -- epilogue 
; -- branch 
 
; Basic Block 18(L6) 
; -- prologue 
; -- body 
r[ax]=m[r[sp]];r[sp]=r[sp]+1 
r[cx]=m<2:3> 
r[dx]=m<2:2> 
r[cx]=r[cx]+r[dx] 
m<2:3>=r[cx] 
r[si]=r[ax] 
r[di]=m<2:2> 
r[si]=r[si]!=r[di] 
r[sp]=r[sp]-1;m[r[sp]]=r[ax] 
r[flags]=r[si] 
if r[flags]!=0 then goto L5 
; -- epilogue 
; -- branch 
 
; Basic Block 26(L7) 
; -- prologue 
; -- body 
r[ax]=m[r[sp]];r[sp]=r[sp]+1 
call::Nop() 
r[cx]=m<2:3> 
m<2:1>=r[cx] 
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r[dx]=m<2:1> 
r[bp]=call::DeleteSegment() 
r[sp]=r[sp]-1;m[r[sp]]=r[dx] 
rreturn 
; -- epilogue 
; -- branch 
 
; Basic Block 32(L3) 
; -- prologue 
; -- body 
call::Nop() 
r[ax]=call::Read(1) 
m<1:0>=r[ax] 
r[cx]=m<1:0> 
call::Print(r[cx],1) 
r[dx]=m<1:0> 
r[sp]=r[sp]-1;m[r[sp]]=r[dx] 
rcall L2 
; -- epilogue 
; -- branch 
 
; Basic Block 39 
; -- prologue 
; -- body 
r[ax]=m[r[sp]];r[sp]=r[sp]+1 
call::Print(r[ax],1) 
call::PrintLine(1) 
r[bp]=call::DeleteSegment() 
call::Exit() 
; -- epilogue 
; -- branch 
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F.6  [.asm] Assembler code generated by COGGEN86’s transducer 
 
; Generated by CoGGen's rtl2asm on: Fri Jul  7 23:22:10 1995 
 
 
 .MODEL      SMALL, C      ; small memory model  
 NOWARN      icg           ; disable inefficient 
                           ; code warnings       
 INCLUDE     runtime.hsm   ; runtime routines    
 .LIST                     ; start listing       
 PUBLIC      TheProgram    ; the program itself  
 .DATA                     ; start data part     
 
 .CODE                     ; start code part     
 
TheProgram PROC 
 ; BasicBlock 1 
 CRSEG 1, 1 
 jmp L3 
 
L2: ; BasicBlock 3 
 CRSEG 2, 4 
 STORE_ARGS 1 
 mov ax, 0 
 STVAL ax, 2, 3 
 mov cx, 1 
 STVAL cx, 2, 2 
 LDVAL dx, 2, 0 
 mov si, dx 
 LDVAL di, 2, 2 
 cmpl si, di 
 push dx 
 test si, 0001h 
 jxne L7 
 
 ; BasicBlock 14 
 jmp L6 
 
L5: ; BasicBlock 15 
 LDVAL ax, 2, 2 
 SUCC ax, 32767 
 STVAL ax, 2, 2 
 
L6: ; BasicBlock 18 
 pop ax 
 LDVAL cx, 2, 3 
 LDVAL dx, 2, 2 
 add cx, dx 
 STVAL cx, 2, 3 
 mov si, ax 
 LDVAL di, 2, 2 
 cmpne si, di 
 push ax 
 test si, 0001h 
 jxne L5 
 
L7: ; BasicBlock 26 
 pop ax 
 nop  
 LDVAL cx, 2, 3 
 STVAL cx, 2, 1 
 LDVAL dx, 2, 1 
 DLSEG 
 push dx 
 RRETURN 
 
L3: ; BasicBlock 32 
 nop  
 READ ax, 1 
 STVAL ax, 1, 0 
 LDVAL cx, 1, 0 
 PRINT cx, 1 
 LDVAL dx, 1, 0 
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 push dx 
 RCALL L2 
 
 ; BasicBlock 39 
 pop ax 
 PRINT ax, 1 
 PRINT_LINE 1 
 DLSEG 
 EXIT 
 
TheProgram ENDP 
 END 
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F.7  [.cpp] C++ program generated by COGGEN’s rtl2cpp 
 
// C++ program that simulates the RTL-machine.  
// Generated by CoGGen's rtl2cpp on: Fri Jul  7 23:22:32 1995 
 
 
#include "rtl2cpp.hpp"  
 
int main()  
{  
 // String table 
 
 // BasicBlock 1 
 r[bp]=call::CreateSegment(1,1); 
 goto L3; 
 
L2: // BasicBlock 3 
 r[bp]=call::CreateSegment(2,4); 
 r[sp]=call::StoreArgs(1); 
 r[ax]=0; 
 m(2,3)=r[ax]; 
 r[cx]=1; 
 m(2,2)=r[cx]; 
 r[dx]=m(2,0); 
 r[si]=r[dx]; 
 r[di]=m(2,2); 
 r[si]=r[si]<r[di]; 
 r[sp]=r[sp]-1;m[r[sp]]=r[dx]; 
 r[flags]=r[si]; 
 if (r[flags]!=0) goto L7; 
 
 // BasicBlock 14 
 goto L6; 
 
L5: // BasicBlock 15 
 r[ax]=m(2,2); 
 r[ax]=call::Succ(r[ax],32767); 
 m(2,2)=r[ax]; 
 
L6: // BasicBlock 18 
 r[ax]=m[r[sp]];r[sp]=r[sp]+1; 
 r[cx]=m(2,3); 
 r[dx]=m(2,2); 
 r[cx]=r[cx]+r[dx]; 
 m(2,3)=r[cx]; 
 r[si]=r[ax]; 
 r[di]=m(2,2); 
 r[si]=r[si]!=r[di]; 
 r[sp]=r[sp]-1;m[r[sp]]=r[ax]; 
 r[flags]=r[si]; 
 if (r[flags]!=0) goto L5; 
 
L7: // BasicBlock 26 
 r[ax]=m[r[sp]];r[sp]=r[sp]+1; 
 call::Nop(); 
 r[cx]=m(2,3); 
 m(2,1)=r[cx]; 
 r[dx]=m(2,1); 
 r[bp]=call::DeleteSegment(); 
 r[sp]=r[sp]-1;m[r[sp]]=r[dx]; 
 RRETURN(); 
 
L3: // BasicBlock 32 
 call::Nop(); 
 r[ax]=call::Read(1); 
 m(1,0)=r[ax]; 
 r[cx]=m(1,0); 
 call::Print(r[cx],1); 
 r[dx]=m(1,0); 
 r[sp]=r[sp]-1;m[r[sp]]=r[dx]; 
 RCALL(L2); 
 
 // BasicBlock 39 
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 r[ax]=m[r[sp]];r[sp]=r[sp]+1; 
 call::Print(r[ax],1); 
 call::PrintLine(1); 
 r[bp]=call::DeleteSegment(); 
 call::Exit(); 
 
 // BasicBlock 43 
 
 return(0) ;  
}  
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Appendix G 
BENCHMARK PROGRAMS 
This appendix contains the Tiny Pascal benchmark programs easter (section G.1) and prime 
(section G.2) that are used throughout the thesis. Section G.3 summuarizes all benchmark results. 
G.1  Easter 
 
(* [file: tp_east.inp, started: 29-MAY-94 15:38] 
 * 
 * This Tiny Pascal program calculates n times the day of eastern 
 * for the period 1985-1994. 
 * 
 * This Tiny Pascal program is based on the Pascal version found in 
 *     [Ammann, U. (1981). Code Generation for a Pascal Compiler. In 
 *      Pascal - The Language and Its Implementation. D.W. Barron, ed., 
 *      New York: John Wiley & Sons, 1981] 
 *) 
 
PROGRAM Easter ; 
 
    CONST 
        lim1 = 1985 ; 
        lim2 = 1994 ; 
 
    VAR 
        year, month, day, i, n : integer ; 
 
    PROCEDURE DateOfEaster(y: integer; VAR m, n: integer) ; 
 
        VAR 
            g, c, x, z, d, e: integer; 
 
        BEGIN (* DateOfEaster *) 
            g := y MOD 19 + 1 ; 
            c := y DIV 100 + 1 ; 
            x := 3 * c DIV 4 - 12 ; 
            z := (8 * c + 5) DIV 25 - 5 ; 
            d := 5 * y DIV 4 - x - 10 ; 
            e := (11 * g + 20 + z - x) MOD 30 ; 
 
            IF e < 0 
            THEN e := e + 30 
            FI ; 
 
            IF ((e=25) AND (g>11)) OR (e=24) 
            THEN e := e + 1 
            FI ; 
 
            n := 44 - e ; 
 
            IF n < 21 
            THEN n := n + 30 
            FI ; 
 
            n := n + 7 - (d + n) MOD 7 ; 
 
            IF n > 31 
            THEN BEGIN 
                n := n - 31 ; 
                m := 4 
            END 
            ELSE 
                m := 3 
            FI ; 
        END ; (* DateOfEaster *) 
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    BEGIN (* main: Easter *) 
        Read(n) ; 
 
        FOR i:=1 TO (n-1) DO 
        BEGIN 
            FOR year := lim1 TO lim2 DO 
            BEGIN 
                DateOfEaster(year, month, day) ; 
            END ; 
        END ; 
 
        WriteLn(lim1) ; 
        WriteLn(lim2) ; 
 
        FOR year := lim1 TO lim2 DO 
        BEGIN 
            DateOfEaster(year, month, day) ; 
            WriteLn(year, month, day) ; 
        END 
    END. 
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G.2  Prime 
 
(* [file: tp_prim.pas, started : 25-SEP-94 16:12] 
 * 
 * This Tiny Pascal program calculates m-times the n-th prime. 
 * 
 * CHANGES 
 *      25-SEP-94  TC  Started. 
 *      07-JUN-95  TC  Added m parameter for benchmark reasons. 
 *) 
 
PROGRAM Prime ; 
 
    VAR 
        bp: boolean ; 
        m, n, i, j, v: integer ; 
 
    PROCEDURE IsPrime(n: integer; VAR b: boolean) ; 
 
        (* Checks whether n is a prime. *) 
 
        VAR 
            i: integer ; 
 
        BEGIN (* IsPrime *) 
            b := FALSE ; 
            IF (n MOD 2) = 0 THEN 
                b := (n=2) 
            ELSE 
                IF (n MOD 3) = 0 THEN 
                    b := (n=3) 
                ELSE 
                    IF (n MOD 5) = 0 THEN 
                        b := (n=5) 
                    ELSE BEGIN 
                        b := TRUE ; 
                        i := 7 ; 
                        WHILE (i*i <= n) AND b DO 
                        BEGIN 
                            b := (n MOD i) <> 0 ; 
                            i := i+2 ; 
                        END 
                    END 
                    FI 
                FI 
            FI 
        END ; 
 
    BEGIN (* main: Prime *) 
        Write('enter number of times to calculate the n-th prime: ') ; 
        Read(m) ; 
        Write('enter n: ') ; 
        Read(n) ; 
        FOR i:=1 TO m DO 
        BEGIN 
            j := 0 ; 
            v := 1 ; 
            WHILE (j < n) DO 
            BEGIN 
                 v := v+1 ; 
                 IsPrime(v, bp) ; 
                 IF bp THEN 
                    j := j+1 
                 FI 
            END ; 
        END ; 
        WriteLn(n, '-th prime = ', v) ; 
    END. 
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G.3  Results 
 
Figure G.1 presents the results of the benchmark programs for various compilers and code generators. 
The execution times are normalized towards the executables generated by TURBO PASCAL v6.0. 
 
 easter prime 
 time 
(in sec.) 
normalized
(TP v6.0) 
time  
(in sec.) 
normalized 
(TP v6.0) 
TCGS v2.2 interpreter 214.10 ≈ 130 × 243.76 ≈ 130 × 
GUMP86 11.54 ≈ 7.2 × 15.99 ≈ 8.8 × 
GUMP86+ 4.72 ≈ 3.0 × 6.04 ≈ 3.4 × 
COGGEN86 3.35 ≈ 2.1 × 3.79 ≈ 2.1 × 
COGGEN86+ 2.64 ≈ 1.7 × 3.73 ≈ 2.1 × 
COGGEN86/rtl2cpp 144.90 ≈ 90 × 160.38 ≈ 90 × 
TURBO PASCAL v6.0 1.59 1 1.81 1 
Figure G.1. Benchmark results. 
 
GUMP86 is the version of GUMP for the 8086, where all run-time routines are written in C. 
GUMP86+ is an optimized version of GUMP86, in which the all segmented memory routines are coded 
in 8086 assembler. 
COGGEN86 is the COGGEN code generator for the 8086, which does not perform any optimizations. 
COGGEN86+ is the COGGEN86 code generator that tries to optimize the references to local variables. 
COGGEN86/rtl2cpp is the COGGEN86 code generator that generates a C++ program that simulates 
the RTL-code program (after register assignment).  
TURBO PASCAL v6.0 is Borland’s PASCAL compiler for MS-DOS. 
